


Vishay

COMPLIANT

### 256 x 64 Graphic OLED



MECHANICAL DATA						
ITEM	STANDARD VALUE	UNIT				
Module dimension	146.0 x 45.0 x 2.05					
Viewing area	137.65 x 35.89					
Active area	135.65 x 33.89	mm				
Dot size	0.5 x 0.5	mm				
Dot pitch	0.53 x 0.53					
Mounting hole	n/a					

#### **FEATURES**

Type: graphic

Display format: 256 x 64 dotsBuilt-in controller: SSD1322

Duty cycle: 1/64+3 V power supply

• Interface: 6800, 8000, and SPI

With polarizer

Material categorization: for definitions of compliance

please see www.vishay.com/doc?99912

ABSOLUTE MAXIMUM RATINGS							
ITEM	SYMBOL	STANDAR	RD VALUE	UNIT			
I I EIVI	STIVIBUL	MIN.	MAX.	UNIT			
Supply voltage for operation (1)(2)	V <sub>CI</sub>	-0.3	4				
Supply voltage for logic (1)(2)	$V_{DD}$	-0.5	2.75	V			
Supply voltage for I/O pins (1)(2)	V <sub>DDI/O</sub>	-0.5	V <sub>CI</sub>	V			
Supply voltage for display (1)(2)	V <sub>CC</sub>	-0.5	20				
Operating temperature	T <sub>OP</sub>	-40	+80	°C			
Storage temperature	T <sub>STG</sub>	-40	+80	)			

#### Notes

- (1) All the above voltages are on the basis of " $V_{SS} = 0 \text{ V}$ ".
- (2) When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to section 6 "Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

ELECTRICAL CHARACTERISTICS							
ITEM	CYMPOL	CONDITION	STA	ANDARD VA	LUE		
	SYMBOL	CONDITION	MIN.	TYP.	MAX.	UNIT	
Supply voltage for logic	V <sub>CI</sub>	(1)	2.8	3.0	3.3		
Supply voltage for display	V <sub>CC</sub>	=	14	14.5	16		
Input high voltage	V <sub>IH</sub>	=	0.8 V <sub>DDI/O</sub>	=	V <sub>DDI/O</sub>	V	
Input low voltage	V <sub>IL</sub>	=	0	=	0.2 V <sub>DDI/O</sub>	V	
Output high voltage	V <sub>OH</sub>	-	0.9 V <sub>DDI/O</sub>	-	V <sub>DDI/O</sub>		
Output low voltage	V <sub>OL</sub>	=	0	=	0.1 V <sub>DDI/O</sub>		
50 % check board operating current	I <sub>DD</sub>	V <sub>CC</sub> = 14.5 V	34	36	45	mA	

#### Note

<sup>(1)</sup> Supply voltage for logic = V<sub>DD</sub> core power supply can be regulated from V<sub>CI</sub>.

OPTIONS										
	EN	IITTING COLO	OR		MOQ					
YELLOW	GREEN	RED	BLUE	WHITE	YELLOW	GREEN	RED	BLUE	WHITE	
-	Yes	ı	ı	-	-	Yes	ı	ı	ı	


Revision: 13-Oct-16 **1** Document Number: 37965 For technical questions, contact: <u>displays@vishay.com</u>



INTER	FACE PIN	I FUNCT	TION							
PIN NO.	SYMBOL	I/O			FUNCTION					
POWER S	SUPPLY									
26	V <sub>CI</sub>	Р	117	Power supply for operation This is a voltage supply pin. It must be connected to external source and always be equal to or higher than V <sub>DD</sub> and V <sub>DDI/O</sub> .						
25	$V_{DD}$	Р	This is a voltage sup	Power supply for core logic circuit  This is a voltage supply pin. It can be supplied externally (within the range of 2.4 V to 2.6 V) or regulated internally from $V_{CI}$ . A capacitor should be connected between this pin and $V_{SS}$ under all circumstances.						
24	V <sub>DDI/O</sub>	Р	This pin is a power I/O signal should ha	Power supply for I/O pin This pin is a power supply pin of I/O buffer. It should be connected to $V_{DD}$ or external source. All I/O signal should have $V_{IH}$ reference to $V_{DDI/O}$ . When I/O signal pins (BS0 to BS1, D0 to D7, control signals) pull high, they should be connected to $V_{DDI/O}$ .						
2	V <sub>SS</sub>	Р	Ground of logic circu This is a ground pin ground.		ference for the logi	c pins. It must be co	onnected to external			
3, 29	V <sub>CC</sub>	Р	Power supply for OL These are the most p	•	y pin of the chip. Th	ey must be connecte	ed to external source.			
5, 28	V <sub>LSS</sub>	Р	Ground of analog cir These are the analog		should be connected	d to $V_{SS}$ externally.				
DRIVER										
22	I <sub>REF</sub>	I	Current reference for This pin is segment Set the current lower	current reference pi		be connected between	een this pin and $V_{SS}$ .			
4	V <sub>СОМН</sub>	Р	Voltage output high This pin is the input be connected betwe	pin for the voltage or	itput high level for C	COM signals. A tantal	um capacitor should			
27	V <sub>SL</sub>	Р	Voltage output low le This is segment volta external V <sub>SL</sub> is used,	age reference pin. Wh			d be left open. When			
TESTING	PADS									
21	FR	0	This pin is no conrindividually.	nection pin. Nothing	should be connec	cted to this pin. It	should be left open			
16	BS0		Communicating prot These pins are MCU		nput. See the follow	ing table:				
		ı		3-wire SPI	4-wire SPI	8-bit 68XX parallel	8-bit 80XX parallel			
			BS0	1	0	1	0			
17	BS1		BS1	0	0	1	1			
20	RES#	ı	Power reset for cont This pin is reset sign		n is low, initializatio	n of the chip is execu	uted.			
19	CS#	ı	Chip select This pin is the chip s low.	select input. The chip	is enabled for MCL	J communication only	/ when CS# is pulled			
18	D/C#	I	This pin is data / cor display data. When	Data / command control  This pin is data / command control pin. When the pin is pulled high, the input at D7 to D0 is treated as display data. When the pin is pulled low, the input at D7 to D0 will be transferred to the command register. For detail relationship to MCU interface signals, please refer to the timing characteristics						
14	E/RD#	I	as the enable (E) sig pulled low. When co	face input. When into nal. Read / write open nnecting to an 80XX itiated when this pir	eration is initiated w microprocessor, thi is pulled low and	hen this pin is pulled is pin receives the rea	, this pin will be used high and the CS# is ad (RD#) signal. Data When serial mode is			



INTERI	INTERFACE PIN FUNCTION								
PIN NO.	SYMBOL	I/O	FUNCTION						
15	R/W#	I	Read / write select or write This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as read / write (R / W#) selection input. Pull this pin to "high" for read mode and pull it to "low" for write mode. When 80XX interface mode is selected, this pin will be the write (WR#) input. Data write operation is initiated when this pin is pulled low and the CS# is pulled low. When serial mode is selected, this pin must be connected to V <sub>SS</sub> .						
6 to 13	D7 to D0	I/O	Host data input / output bus These pins are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK. Unused pins must be connected to V <sub>SS</sub> except for D2 in serial mode.						
RESERVE									
23	NC	-	Reserved pin The NC pin between function pins are reserved for compatible and flexible design.						
1, 30	NC (GND)	-	Reserved pin (supporting pin)  The supporting pins can reduce the influences from stresses on the function pins. These pins must be connected to external ground.						



Vishay

## **1.Module Classification Information**

OLED 256 Y 064 D G P P 3 N 0 0 000

1	Brand: Vishay In	tertechnology, Inc.							
2	Horizontal Format: 256 Columns								
3	Display Type: N→	Display Type: N→Character Type, H→Graphic Type, Y→Tab Type, O→Cog							
4	Vertical Format: 64	4 Lines							
5	Serials code								
		A: Amber R: RED							
6	Emitting Color	B: Blue W: White							
		G: Green L: Yellow							
7	Polarizer	P: With Polarizer; N: Without Polarizer							
8	Display Mode	P : Passive Matrix ; A: Active Matrix							
9	Driver Voltage	3: 3.0 V; 5: 5.0V							
10	Touch Panel	N: Without touch panel; T: With touch panel							
11	Products type	<ul><li>0 : Standard type</li><li>1. Sunlight Readable type</li><li>2. Transparent OLED (TOLED)</li><li>3. Flexible OLED</li><li>4. OLED for Lighting</li></ul>							
12	Product grades	Product grades: 0: Standard(A-level) 2: B-level 3: C-level 4: high class(AA-level) 5: Customer offerings							
13	Serial No.	Application serial number(000~ZZZ)							

Vishay


# **2.General Specification**

Item	Dimension	Unit			
Dot Matrix	256 x 64 Dots	_			
Module dimension	146.0 × 45.0 × 2.05	mm			
Active Area	135.65 × 33.89	mm			
Pixel Size	0.5 × 0.5	mm			
Pixel Pitch	0.53 × 0.53	mm			
Display Mode	Passive Matrix				
Display Color	Green				
Drive Duty	1/64 Duty				
IC	SSD1322				




Vishay

### 3. Contour Drawing & Block Diagram



Vishay

#### **FUNCTION BLOCK DIAGRAM**



<sup>\*</sup>For more information, please refer to Application Note provided by Vishay

Vishay

# 4. Interface Pin Function

Pin Number	Symbol	I/O	Function
Power Sup	ply	I.	1
26	VCI	Р	Power Supply for Operation This is a voltage supply pin. It must be connected to external source & always be equal to or higher than VDD & VDDIO.
25	VDD	P	Power Supply for Core Logic Circuit  This is a voltage supply pin. It can be supplied externally (within the range of 2.4~2.6V) or regulated internally from VCI. A capacitor should be connected between this pin & VSS under all circumstances.
24	VDDIO	P	Power Supply for I/O Pin This pin is a power supply pin of I/O buffer. It should be connected to VDD or external source. All I/O signal should have VIH reference to VDDIO. When I/O signal pins (BS0~BS1, D0~D7, control signals) pull high, they should be connected to VDDIO.
2	VSS	Р	Ground of Logic Circuit  This is a ground pin. It also acts as a reference for the logic pins. It must be connected to external ground.
3,29	VCC	Р	Power Supply for OLED Panel These are the most positive voltage supply pin of the chip. They must be connected to external source.
5,28	VLSS	Р	Ground of Analog Circuit  These are the analog ground pins. They should be connected to VSS externally.
Driver			
22	IREF	I	Current Reference for Brightness Adjustment This pin is segment current reference pin. A resistor should be connected between this pin and VSS. Set the current lower than 10uA.
4	VCOMH	Р	Voltage Output High Level for COM Signal  This pin is the input pin for the voltage output high level for COM signals. A tantalum capacitor should be connected between this pin and VSS.
27	VSL	P	Voltage Output Low Level for SEG Signal This is segment voltage reference pin. When external VSL is not used, this pin should be left open. When external VSL is used, this pin should connect with resistor and diode to ground.



Testing Pad	S						
21	FR	0	This pin is No Connection pins. Not	hing shoul	d be conne	ected to	
			this pin. This pin should be left oper				
16	BS0	1	Communicating Protocol Select				
17	BS1		These pins are MCU interface select	tion input.	See the fo	llowing	
			table:			1	
				BS0	BS1		
			3-wire SPI	1	0		
			4-wire SPI	0	0		
			8-bit 68XX Parallel	1	1		
			8-bit 80XX Parallel	0	1		
20	RES#	I	Power Reset for Controller and D	Priver			
			This pin is reset signal input. When the pin is low, initialization				
			of the chip is executed.				
19	CS#	I	Chip Select				
			This pin is the chip select input. The chip is enabled for MCU				
40	D/C#	1	communication only when CS# is pulled low.				
18	D/C#	ı	Data/Command Control This pin is Data/Command control	nin Whon	the nin ic :	aullad	
			high, the input at D7~D0 is treated			Julieu	
			When the pin is pulled low, the input				
			transferred to the command registe			hip to	
			MCU interface signals, please refer				
			Timing Characteristics Diagrams.				
14	E/RD#	I	Read/Write Enable or Read				
			This pin is MCU interface input. Wh				
			68XX-series microprocessor, this p				
			Enable (E) signal. Read/write opera		iated wher	this	
			pin is pulled high and the CS# is pu		thic nin =	accivac	
			When connecting to an 80XX-micro the Read (RD#) signal. Data read of				
			this pin is pulled low and CS# is pu		ว แกเเลเซน V	VIIGII	
					e connecte	ed to	
			When serial mode is selected, this pin must be connected to VSS.				
15	R/W#	I	Read/Write Select or Write				
			This pin is MCU interface input. Wh	en interfac	cing to a		
			68XX-series microprocessor, this p				
			Read/Write (R/W#) selection input.			" for	
			read mode and pull it to "Low" for w				
			When 80XX interface mode is select				
			Write (WR#) input. Data write opera		iated wher	n this	
			pin is pulled low and the CS# is pul When serial mode is selected, this		o connoct	nd to	
			VSS.	piii iiiuSt D	- comect	<del>ว</del> น เบ	
6~13	D7~D0	I/O	Host Data Input/Output Bus				
	50	., 🥥	These pins are 8-bit bi-directional of	lata bus to	be connec	cted to	
			the microprocessor's data bus. Who				
			D1 will be the serial data input SDII				
			clock input SCLK.				



### OLED-256Y064D-GPP3N00000

www.vishay.com

			Unused pins must be connected to VSS except for D2 in serial mode.
Reserve			
23	N.C.	-	Reserved Pin The N.C. pin between function pins are reserved for compatible and flexible design.
1,30	N.C. (GND)	-	Reserved Pin (Supporting Pin) The supporting pins can reduce the influences from stresses on the function pins. These pins must be connected to external ground.

Vishay

# **5.Absolute Maximum Ratings**

Parameter	Symbol	Min	Max	Unit	Notes
Supply Voltage for Operation	VCI	-0.3	4	V	1, 2
Supply Voltage for Logic	VDD	-0.5	2.75	V	1, 2
Supply Voltage for I/O Pins	VDDIO	-0.5	VCI	V	1, 2
Supply Voltage for Display	VCC	-0.5	20	V	1, 2
Operating Temperature	TOP	-40	80	°C	-
Storage Temperature	TSTG	-40	80	°C	-

Note 1: All the above voltages are on the basis of "VSS = 0V".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 6 "Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate



Vishay

# **6.Electrical Characteristics**


Item	Symbol	Condition	Min	Тур	Max	Unit
Supply Voltage for Operation	VCI	Note	2.8	3.0	3.3	V
Supply Voltage for Display	VCC	_	14	14.5	16	V
High Level Input	VIH	_	0.8×V <sub>DDIO</sub>	_	VDDIO	V
Low Level Input	VIL	_	0	_	0.2×V <sub>DDIO</sub>	V
High Level Output	VOH	_	0.9×V <sub>DDIO</sub>	_	VDDIO	V
Low Level Output	VOL	_	0	_	0.1×V <sub>DDIO</sub>	V
50% Check Board operating Current		VCC =14.5V	34	36	45	mA

Note: Supply Voltage for Logic = VDD core power supply can be regulated from VCI.



# **7.Optical Characteristics**

Item	Symbol	Condition	Min	Тур	Max	Unit
View Angle	(V)θ		160			deg
View Aligie	(Η)φ		160			deg
Contrast Ratio	CR	Dark	2000:1		_	_
Response Time	T rise	_		10		μs
Tresponse fillie	T fall	_		10		μs
Display with 50% check Board Brig		htness	60	80		cd/m2
CIEx(Green)		(CIE1931)	0.24	0.28	0.32	
CIEy(Green)		(CIE1931)	0.59	0.63	0.67	



Vishay

# **8.OLED Lifetime**

ITEM	Conditions	Min	Тур	Remark
Operating Life Time	Ta=25°C / Initial 50% check board brightness Typical Value	40,000 Hrs	_	Note

#### Notes:

- 1. Life time is defined the amount of time when the luminance has decayed to <50% of the initial value.
- 2. This analysis method uses life data obtained under accelerated conditions to extrapolate an estimated probability density function (*pdf*) for the product under normal use conditions.
- 3. Screen saving mode will extend OLED lifetime.

Vishay

# 9.Reliability

**Content of Reliability Test** 

Environmenta	I Test	T	Annliaghta
Test Item	Content of Test	Test Condition	Applicable Standard
High Temperature storage	Endurance test applying the high storage temperature for a long time.	80 °C 240hrs	
Low Temperature storage	Endurance test applying the low storage temperature for a long time.	-40°C 240hrs	
High Temperature Operation	Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time.	80 °C 240hrs	
Low Temperature Operation	Endurance test applying the electric stress under low temperature for a long time.	-40 °C 240hrs	
High Temperature/ Humidity Storage	Endurance test applying the high temperature and high humidity storage for a long time.	60°C,90% RH 240hrs	
Temperature Cycle	Endurance test applying the low and high temperature cycle.  -40  30min 5min 30min 1 cycle	-40 °C/80°C 100 cycles	
Mechanical Te	st		
√ibration test	Endurance test applying the vibration during transportation and using.	10~22Hz→1.5mmp-p 22~500Hz→1.5G Total 0.5hr	
Shock test	Constructional and mechanical endurance test applying the shock during transportation.	50G Half sin wave 11 ms 3 times of each direction	
Atmospheric pressure test	Endurance test applying the atmospheric pressure during transportation by air.	115mbar 40hrs	
Others			
Static electricity test	Endurance test applying the electric stress to the terminal.	VS=±600V(contact) ±800v(air), RS=330 Ω CS=150pF 10 times	),

<sup>\*\*\*</sup> Supply voltage for OLED system =Operating voltage at 25°C

# VISHAY<sub>®</sub> www.vishay.com

### OLED-256Y064D-GPP3N00000

Vishay

#### Test and measurement conditions

- 1. All measurements shall not be started until the specimens attain to temperature stability. After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at 23±5°C; 55±15% RH.
- 2. All-pixels-on is used as operation test pattern.
- 3. The degradation of Polarizer are ignored for High Temperature storage, High Temperature/ Humidity Storage, Temperature Cycle

#### **Evaluation criteria**

- 1. The function test is OK.
- 2. No observable defects.
- 3. Luminance: > 50% of initial value.
- 4. Current consumption: within ± 50% of initial value.

#### **APPENDIX:**

#### **RESIDUE IMAGE**

Because the pixels are lighted in different time, the luminance of active pixels may reduce or differ from inactive pixels. Therefore, the residue image will occur. To avoid the residue image, every pixel needs to be lighted up uniformly.

Vishay

# 10.Inspection specification

NO	Item	Criterion					AQL
01	Electrical Testing	<ul> <li>1.1 Missing vertical, horizontal segment, segment contrast defect.</li> <li>1.2 Missing character, dot or icon.</li> <li>1.3 Display malfunction.</li> <li>1.4 No function or no display.</li> <li>1.5 Current consumption exceeds product specifications.</li> <li>1.6 OLED viewing angle defect.</li> <li>1.7 Mixed product types.</li> <li>1.8 Contrast defect.</li> </ul>					0.65
02	Black or white spots on OLED (display only)	<ul> <li>2.1 White and black spots on display ≦0.25mm, no more than three white or black spots present.</li> <li>2.2 Densely spaced: No more than two spots or lines within 3mm.</li> </ul>					2.5
03	OLED black spots, white spots, contamina tion (non-displ ay)	3.1 Round type : As following drawing Φ=( x + y ) / 2			SIZE $\Phi \le 0.10$ $0.10 < \Phi \le 0.20$ $0.20 < \Phi \le 0.25$ $0.25 < \Phi$	Acceptable Q TY Accept no dense 2	2.5
		$\begin{array}{c ccccc} & & & & & & & & & & & & \\ & & & & & & $		Wi W: 0.0	awing) dth ≤0.02 02 < W ≤ 0.03 03 < W ≤ 0.05 05 < W	Acceptable Q TY Accept no dense 2 As round type	2.5
04	Polarizer bubbles	If bubbles are vis judge using blac specifications, no to find, must che specify direction	k spot ot easy eck in	Ф: 0.2 0.8	ze Φ ≤0.20 20 < Φ≤0.50 50 < Φ≤1.00 00 < Φ tal Q TY	Acceptable Q TY Accept no dense 3 2 0 3	2.5



NO	Item	Criterion	AQL
05	Scratches	Follow NO.3 OLED black spots, white spots, contamination	
		Symbols Define: x: Chip length y: Chip width z: Chip thickness k: Seal width t: Glass thickness a: OLED side length L: Electrode pad length: 6.1 General glass chip:	
		6.1.1 Chip on panel surface and crack between panels:	
		z: Chip thickness y: Chip width x: Chip length	]
06	Chipped	Z≦1/2t   Not over viewing   x≦1/8a   area	2.5
	glass	$1/2t < z \le 2t$ Not exceed $1/3k$ $x \le 1/8a$	]



NO	Item	Criterion	AQL			
		Symbols: x: Chip length y: Chip width z: Chip thickness k: Seal width t: Glass thickness a: OLED side length L: Electrode pad length 6.2 Protrusion over terminal: 6.2.1 Chip on electrode pad:				
		y: Chip width x: Chip length z: Chip thickness				
		$y \le 0.5$ mm $x \le 1/8$ a $0 < z \le t$				
		6.2.2 Non-conductive portion:				
06	Glass crack	y Z Z X Z Z X X Z Z X X X X X X X X X X	2.5			
		y: Chip width x: Chip length z: Chip				
		$ \begin{array}{ c c c c c c }\hline & & thickness\\ \hline y \le L & x \le 1/8a & 0 < z \le t \end{array} $				
		○ If the chipped area touches the ITO terminal, over 2/3 of the ITO				
		must remain and be inspected according to electrode terminal				
		specifications.  • If the product will be heat sealed by the customer, the alignment				
		mark not be damaged.				
		6.2.3 Substrate protuberance and internal crack.				
		y: width x: length				
		y ≤ 1/3L				
		v A				
	<u>I</u>		L			





NO	Item	Criterion	AQL
07	Cracked glass	The OLED with extensive crack is not acceptable.	2.5
08	Backlight elements	<ul> <li>8.1 Illumination source flickers when lit.</li> <li>8.2 Spots or scratched that appear when lit must be judged. Using OLED spot, lines and contamination standards.</li> <li>8.3 Backlight doesn't light or color wrong.</li> </ul>	0.65 2.5 0.65
09	Bezel	<ul><li>9.1 Bezel may not have rust, be deformed or have fingerprints, stains or other contamination.</li><li>9.2 Bezel must comply with job specifications.</li></ul>	2.5 0.65
10	PCB、COB	<ul> <li>10.1 COB seal may not have pinholes larger than 0.2mm or contamination.</li> <li>10.2 COB seal surface may not have pinholes through to the IC.</li> <li>10.3 The height of the COB should not exceed the height indicated in the assembly diagram.</li> <li>10.4 There may not be more than 2mm of sealant outside the seal area on the PCB. And there should be no more than three places.</li> <li>10.5 No oxidation or contamination PCB terminals.</li> <li>10.6 Parts on PCB must be the same as on the production characteristic chart. There should be no wrong parts, missing parts or excess parts.</li> <li>10.7 The jumper on the PCB should conform to the product characteristic chart.</li> <li>10.8 If solder gets on bezel tab pads, OLED pad, zebra pad or screw hold pad, make sure it is smoothed down.</li> </ul>	2.5 2.5 0.65 2.5 2.5 0.65 2.5
11	Soldering	<ul> <li>11.1 No un-melted solder paste may be present on the PCB.</li> <li>11.2 No cold solder joints, missing solder connections, oxidation or icicle.</li> <li>11.3 No residue or solder balls on PCB.</li> <li>11.4 No short circuits in components on PCB.</li> </ul>	2.5 2.5 2.5 0.65





NO	Item	Criterion	AQL
12	General appearance	<ul> <li>12.1 No oxidation, contamination, curves or, bends on interface Pin (OLB) of TCP.</li> <li>12.2 No cracks on interface pin (OLB) of TCP.</li> <li>12.3 No contamination, solder residue or solder balls on product.</li> <li>12.4 The IC on the TCP may not be damaged, circuits.</li> <li>12.5 The uppermost edge of the protective strip on the interface pin must be present or look as if it cause the interface pin to sever.</li> <li>12.6 The residual rosin or tin oil of soldering (component or chip component) is not burned into brown or black color.</li> <li>12.7 Sealant on top of the ITO circuit has not hardened.</li> <li>12.8 Pin type must match type in specification sheet.</li> <li>12.9 OLED pin loose or missing pins.</li> <li>12.10 Product packaging must the same as specified on packaging specification sheet.</li> <li>12.11 Product dimension and structure must conform to product specification sheet.</li> </ul>	2.5 0.65 2.5 2.5 2.5 2.5 0.65 0.65 0.65 0.65

Check Item	Classification	Criteria
No Display	Major	
Missing Line	Major	
Pixel Short	Major	
Darker Short	Major	
Wrong Display	Major	
Un-uniform B/A x 100% < 70% A/C x 100% < 70%	Major	A Normal B Dark Pixel C He Light Pixel

Vishay

### 11.Precautions in use of OLED Modules

### **Modules**

- (1)Avoid applying excessive shocks to module or making any alterations or modifications to it.
- (2)Don't make extra holes on the printed circuit board, modify its shape or change the components of OLED display module.
- (3)Don't disassemble the OLED display module.
- (4)Don't operate it above the absolute maximum rating.
- (5)Don't drop, bend or twist OLED display module.
- (6)Soldering: only to the I/O terminals.
- (7)Storage: please storage in anti-static electricity container and clean environment.
- (8)It's pretty common to use "Screen Saver" to extend the lifetime and Don't use fix information for long time in real application.
- (9)Don't use fixed information in OLED panel for long time, that will extend "screen burn" effect time..
- (10) Vishay has the right to change the passive components, including R2and R3 adjust resistors. (Resistors, capacitors and other passive components will have different appearance and color caused by the different supplier.)
- (11) Vishay have the right to change the PCB Rev. (In order to satisfy the supplying stability, management optimization and the best product performance...etc, under the premise of not affecting the electrical characteristics and external dimensions, Vishay have the right to modify the version.)

### 11.1. Handling Precautions

- (1) Since the display panel is being made of glass, do not apply mechanical impacts such us dropping from a high position.
- (2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- (3) If pressure is applied to the display surface or its neighborhood of the OLED display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- (4) The polarizer covering the surface of the OLED display module is soft and easily scratched. Please be careful when handling the OLED display module.
- (5) When the surface of the polarizer of the OLED display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
  - \* Scotch Mending Tape No. 810 or an equivalent
  - Never try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent


such as ethyl alcohol, since the surface of the polarizer will become cloudy.

Also, pay attention that the following liquid and solvent may spoil the polarizer:

- \* Water
- \* Ketone
- \* Aromatic Solvents
- (6) Hold OLED display module very carefully when placing OLED display module into the System housing. Do not apply excessive stress or pressure to OLED display module. And, do not over bend the film with electrode pattern layouts.
  - These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.



Vishay



- (7) Do not apply stress to the LSI chips and the surrounding molded sections.
- (8) Do not disassemble nor modify the OLED display module.
- (9) Do not apply input signals while the logic power is off.
- (10) Pay sufficient attention to the working environments when handing OLED display modules to prevent occurrence of element breakage accidents by static electricity.
- \* Be sure to make human body grounding when handling OLED display modules.
- \* Be sure to ground tools to use or assembly such as soldering irons.
- \* To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
- \* Protective film is being applied to the surface of the display panel of the OLED display module. Be careful since static electricity may be generated when exfoliating the protective film.
- (11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OLED display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5.
- (12) If electric current is applied when the OLED display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

#### 11.2. Storage Precautions

(1) When storing OLED display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps. and, also, avoiding high temperature and high humidity environment or low temperature (less than 0°C) environments.

(We recommend you to store these modules in the packaged state when they were shipped from Vishay.

At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.

(2) If electric current is applied when water drops are adhering to the surface of the OLED display module, when the OLED display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

#### 11.3. Designing Precautions

- (1) The absolute maximum ratings are the ratings which cannot be exceeded for OLED display module, and if these values are exceeded, panel damage may be happen.
- (2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the VIL and VIH specifications and, at the same time, to make the signal line cable as short as possible.
- (3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (VDD). (Recommend value: 0.5A)
- (4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- (5) As for EMI, take necessary measures on the equipment side basically.

### OLED-256Y064D-GPP3N00000



www.vishay.com

Vishay

- (6) When fastening the OLED display module, fasten the external plastic housing section.
- (7) If power supply to the OLED display module is forcibly shut down by such errors as taking out the main battery while the OLED display panel is in operation, we cannot guarantee the quality of this OLED display module.
- \* Connection (contact) to any other potential than the above may lead to rupture of the IC.

#### 11.4. Precautions when disposing of the OLED display modules

 Request the qualified companies to handle industrial wastes when disposing of the OLED display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

#### 11.5. Other Precautions

- (1) When an OLED display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur.
- Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.
- (2) To protect OLED display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OLED display modules.
- \* Pins and electrodes
- \* Pattern layouts such as the TCP & FPC
- (3) With this OLED display module, the OLED driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OLED driver is exposed to light, malfunctioning may occur.
- \* Design the product and installation method so that the OLED driver may be shielded from light in actual usage.
- \* Design the product and installation method so that the OLED driver may be shielded from light during the inspection processes.
- (4) Although this OLED display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.
- (5) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.
- (6)Resistors, capacitors and other passive components will have different appearance and color caused by the different supplier.
- (7)Our company will has the right to upgrade and modify the product function.



### **Legal Disclaimer Notice**

Vishay

### **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

© 2024 VISHAY INTERTECHNOLOGY, INC. ALL RIGHTS RESERVED