


**Vishay Siliconix** 

# Automotive N- and P-Channel 40 V (D-S) 175 °C MOSFET

PRODUCT SUMMARY	1	
	N-CHANNEL	P-CHANNEL
V <sub>DS</sub> (V)	40	- 40
$R_{DS(on)}(\Omega)$ at $V_{GS} = \pm 10 \text{ V}$	0.014	0.028
$R_{DS(on)}(\Omega)$ at $V_{GS} = \pm 4.5 \text{ V}$	0.015	0.042
I <sub>D</sub> (A)	8	- 8
Configuration	N- and	P-Pair




### FEATURES

- TrenchFET<sup>®</sup> Power MOSFET
- AEC-Q101 Qualified<sup>d</sup>
- 100 %  $R_{q}$  and UIS Tested
- Material categorization: For definitions of compliance please see <u>www.vishay.com/doc?99912</u>



RoHS COMPLIANT HALOGEN FREE



N-Channel MOSFET P-Channel MOSFET

ORDERING INFORMATION	
Package	PowerPAK SO-8L
Lead (Pb)-free and Halogen-free	SQJ500EP-T1-GE3

ABSOLUTE MAXIMUM RATINGS	$(T_C = 25 \degree C, unless)$	s otherwise n	ioted)			
PARAMETER	SYMBOL	N-CHANNEL	P-CHANNEL	UNIT		
Drain-Source Voltage		V <sub>DS</sub>	40	- 40	V	
Gate-Source Voltage		V <sub>GS</sub>	± 20		v	
Continuous Drain Current <sup>a</sup>	T <sub>C</sub> = 25 °C	1	8	- 8		
Continuous Drain Current.	T <sub>C</sub> = 125 °C	ID	8	- 8	V A mJ	
Continuous Source Current (Diode Conduction	ı) <sup>a</sup>	I <sub>S</sub>	8	- 8	А	
Pulsed Drain Current <sup>b</sup>		I <sub>DM</sub>	32	- 32		
Single Pulse Avalanche Current	L _ 0.1 mH	I <sub>AS</sub>	30	- 30		
Single Pulse Avalanche Energy L = 0.1 mH		E <sub>AS</sub>	45	45	mJ	
Maximum Dawer Dissinctionh	T <sub>C</sub> = 25 °C	P	48	48	14/	
Maximum Power Dissipation <sup>b</sup>	T <sub>C</sub> = 125 °C	P <sub>D</sub>	16	16	W	
Operating Junction and Storage Temperature	Range	T <sub>J</sub> , T <sub>stg</sub>	- 55 to	o + 175	<b>0°</b>	
Soldering Recommendations (Peak Temperate	ure) <sup>e, f</sup>	-	2	60	<u>с</u>	

### THERMAL RESISTANCE RATINGS

PARAMETER		SYMBOL	N-CHANNEL	P-CHANNEL	UNIT
Junction-to-Ambient	PCB Mount <sup>c</sup>	R <sub>thJA</sub>	85	85	°C/W
Junction-to-Case (Drain)		R <sub>thJC</sub>	3.1	3.1	0/10

Notes

a. Package limited.

b. Pulse test; pulse width  $\leq$  300 µs, duty cycle  $\leq$  2 %.

c. When mounted on 1" square PCB (FR4 material).

d. Parametric verification ongoing.

- e. See solder profile (<u>www.vishay.com/doc?73257</u>). The PowerPAK SO-8L. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- f. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.

S12-1845-Rev. C, 30-Jul-12

1

Document Number: 67517

www.vishay.com

SHA

Vishay Siliconix

PARAMETER	SYMBOL		TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT	
Static						•	•		
	Ň	$V_{GS}$ = 0 V, $I_D$ = 250 $\mu$ A		N-Ch	40	-	-		
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub> =	0 V, I <sub>D</sub> = - 250 μA	P-Ch	- 40	-	-		
		V <sub>DS</sub> =	: V <sub>GS</sub> , I <sub>D</sub> = 250 μΑ	N-Ch	1.3	1.8	2.3	v	
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =	V <sub>GS</sub> , I <sub>D</sub> = - 250 μΑ	P-Ch	- 1.5	- 2	- 2.5		
			0 V, V <sub>GS</sub> = ± 20 V	N-Ch	-	-	± 100		
Gate-Source Leakage	I <sub>GSS</sub>	V <sub>DS</sub> =	P-Ch	-	-	± 100	nA		
		$V_{GS} = 0 V$	V <sub>DS</sub> = 40 V	N-Ch	-	-	1	-	
		V <sub>GS</sub> = 0 V	V <sub>DS</sub> = - 40 V	P-Ch	-	-	- 1		
		V <sub>GS</sub> = 0 V	V <sub>DS</sub> = 40 V, T <sub>J</sub> = 125 °C	N-Ch	-	-	50	l .	
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V$	V <sub>DS</sub> = - 40 V, T <sub>J</sub> = 125 °C	P-Ch	-	-	- 50	μA	
		V <sub>GS</sub> = 0 V	V <sub>DS</sub> = 40 V, T <sub>J</sub> = 175 °C	N-Ch	-	-	150		
		V <sub>GS</sub> = 0 V	V <sub>DS</sub> = - 40 V, T <sub>J</sub> = 175 °C	P-Ch	-	-	- 150		
		V <sub>GS</sub> = 10 V	$V_{DS} \ge 5 V$	N-Ch	25	-	-		
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	V <sub>GS</sub> = - 10 V	$V_{DS} \le 5 V$	P-Ch	- 25	-	-	A	
		V <sub>GS</sub> = 10 V	$I_D = 8 A$	N-Ch	-	0.011	0.014		
		V <sub>GS</sub> = - 10 V	I <sub>D</sub> = - 8 A	P-Ch	-	0.022	0.028		
		V <sub>GS</sub> = 10 V	I <sub>D</sub> = 8 A, T <sub>J</sub> = 125 °C	N-Ch	-	-	2.3   V     2.3   nA     ± 100   nA     ± 100   nA     ± 100   nA     1   -1     50   µA     -50   150     -150   -     0.014   0.028     0.017   0.041     0.028   0.017     0.049   0.015     0.042   -     2248   2195     352   370     136   260     48   63     -   -     -   -     -   -		
		V <sub>GS</sub> = - 10 V	I <sub>D</sub> = - 8 A, T <sub>J</sub> = 125 °C	P-Ch	-	-	0.041	3 V   3 0   3 0   00 nA   1 μA   50 0   50 A   11 μA   50 A   114 μA   125 49   15 449   15 52   60 8   33 nC	
Drain-Source On-State Resistance <sup>a</sup>	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 8 A, T <sub>J</sub> = 175 °C	N-Ch	-	-	0.025		
		V <sub>GS</sub> = - 10 V	I <sub>D</sub> = - 8 A, T <sub>J</sub> = 175 °C	P-Ch	-	-	0.049		
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 6 A	N-Ch	-	0.012	0.015		
		V <sub>GS</sub> = - 4.5 V	-	P-Ch	-	0.033	0.042		
			= 15 V, I <sub>D</sub> = 8 A	N-Ch	-	40	-	_	
Forward Transconductance <sup>b</sup>	9 <sub>fs</sub>	V <sub>DS</sub> =	- 15 V, I <sub>D</sub> = - 8 A	P-Ch	-	18	-	S	
Dynamic <sup>b</sup>	L			L	L			1	
	_	V <sub>GS</sub> = 0 V	V <sub>DS</sub> = 20 V, f = 1 MHz	N-Ch	-	1799	2248		
Input Capacitance	C <sub>iss</sub>	$V_{GS} = 0 V$	V <sub>DS</sub> = - 20 V, f = 1 MHz	P-Ch	-	1756	2195		
	_	$V_{GS} = 0 V$	V <sub>DS</sub> = 20 V, f = 1 MHz	N-Ch	-	282	352	_	
Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V	V <sub>DS</sub> = - 20 V, f = 1 MHz	P-Ch	-	296	370	pF	
	_	$V_{GS} = 0 V$	V <sub>DS</sub> = 20 V, f = 1 MHz	N-Ch	-	109	136		
Reverse Transfer Capacitance	C <sub>rss</sub>	V <sub>GS</sub> = 0 V	V <sub>DS</sub> = - 20 V, f = 1 MHz	P-Ch	-	208			
		V <sub>GS</sub> = 10 V	V <sub>DS</sub> = 20 V, I <sub>D</sub> = 10 A	N-Ch	-	31.5	48		
Total Gate Charge <sup>c</sup>	te Charge <sup>c</sup> $Q_g = \frac{V_{GS} + V_{DS} $		63	1					
		V <sub>GS</sub> = 10 V	V <sub>DS</sub> = 20 V, I <sub>D</sub> = 10 A	N-Ch	-	5.7	1.5 63		
Gate-Source Charge <sup>c</sup>	$Q_gs$	V <sub>GS</sub> = - 10 V	$V_{DS} = -20 \text{ V}, \text{ I}_{D} = -10 \text{ A}$	P-Ch					
		V <sub>GS</sub> = 10 V	$V_{DS} = 20 \text{ V}, \text{ I}_{D} = 10 \text{ A}$	N-Ch	-	4.8	-	1	
Gate-Drain Charge <sup>c</sup>	Q <sub>gd</sub>	V <sub>GS</sub> = - 10 V	$V_{DS} = -20 \text{ V}, \text{ I}_{D} = -10 \text{ A}$			10.5	-		
				N-Ch	- 2	4.11	6.2		
Gate Resistance	Rg		f = 1 MHz	P-Ch	3.1	6.3	9.5	Ω	

#### Notes

a. Pulse test; pulse width  $\leq 300~\mu s,~duty~cycle \leq 2~\%.$ 

b. Guaranteed by design, not subject to production testing.

c. Independent of operating temperature.

2



Vishay Siliconix

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT	
		$\begin{array}{l} V_{DD} = 20 \text{ V},  \text{R}_{L} = 2  \Omega \\ \text{I}_{D} \cong 10  \text{A},  \text{V}_{\text{GEN}} = 10  \text{V},  \text{R}_{g} = 1  \Omega \end{array}$	N-Ch	-	7	11		
Turn-On Delay Time <sup>c</sup>	t <sub>d(on)</sub>	$\label{eq:VDD} \begin{array}{l} V_{DD} = \text{- 20 V}, \ R_L = 2 \ \Omega \\ I_D \cong \text{- 10 A}, \ V_{GEN} = \text{- 10 V}, \ R_g = 1 \ \Omega \end{array}$	P-Ch	-	11	17		
		$\label{eq:VDD} \begin{array}{l} V_{DD} = 20 \text{ V},  \text{R}_L = 2  \Omega \\ \text{I}_D \cong 10 \text{ A},  \text{V}_{\text{GEN}} = 10 \text{ V},  \text{R}_g = 1  \Omega \end{array}$	N-Ch	-	21	32	20	
Rise Time <sup>c</sup>	tr	$\label{eq:VDD} \begin{array}{l} V_{DD} = \text{- 20 V, } R_L = 2 \; \Omega \\ I_D \cong \text{- 10 A, } V_{GEN} = \text{- 10 V, } R_g = 1 \; \Omega \end{array}$	P-Ch	-	9	14		
		$\label{eq:VDD} \begin{array}{l} V_{DD} = 20 \text{ V},  \text{R}_L = 2  \Omega \\ \text{I}_D \cong 10 \text{ A},  \text{V}_{GEN} = 10 \text{ V},  \text{R}_g = 1  \Omega \end{array}$	N-Ch	-	33	50	ns	
Turn-Off Delay Time <sup>c</sup>	t <sub>d(off)</sub>	$\label{eq:VDD} \begin{array}{l} V_{DD} = \text{- 20 V, } R_L = 2 \; \Omega \\ I_D \cong \text{- 10 A, } V_{GEN} = \text{- 10 V, } R_g = 1 \; \Omega \end{array}$	P-Ch	-	55	83		
Fall Time <sup>c</sup>	+	$\begin{array}{l} V_{DD} = 20 \text{ V},  \text{R}_{L} = 2  \Omega \\ \text{I}_{D} \cong 10  \text{A},  \text{V}_{\text{GEN}} = 10  \text{V},  \text{R}_{g} = 1  \Omega \end{array}$	N-Ch	-	19	29		
	t <sub>f</sub>	$\begin{array}{l} V_{DD}$ = - 20 V, R <sub>L</sub> = 2 $\Omega \\ I_{D}\cong$ - 10 A, V_{GEN} = - 10 V, R <sub>g</sub> = 1 $\Omega \end{array}$	P-Ch	-	91	137		
Source-Drain Diode Ratings	and Characteristics	b		-				
Pulsed Current <sup>a</sup>	I <sub>SM</sub>		N-Ch	-	-	32	2 A	
	'SM		P-Ch	-	-	- 32		
Forward Voltage	V <sub>SD</sub>	I <sub>S</sub> = 4 A	N-Ch	-	0.79	1.2	v	
i orward voltage	∨SD	I <sub>S</sub> = - 4 A	P-Ch	-	- 0.82	- 1.2	v	

Notes

a. Pulse test; pulse width  $\leq$  300 µs, duty cycle  $\leq$  2 %.

b. Guaranteed by design, not subject to production testing.


c. Independent of operating temperature.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




Vishay Siliconix

## **N-CHANNEL TYPICAL CHARACTERISTICS** ( $T_A = 25$ °C, unless otherwise noted)






Transfer Characteristics







S12-1845-Rev. C, 30-Jul-12


4

Document Number: 67517




Vishay Siliconix


## **N-CHANNEL TYPICAL CHARACTERISTICS** ( $T_A = 25$ °C, unless otherwise noted)




Gate Charge




Source Drain Diode Forward Voltage




**Threshold Voltage** 



**On-Resistance vs. Junction Temperature** 



On-Resistance vs. Gate-to-Source Voltage



Drain Source Breakdown vs. Junction Temperature


S12-1845-Rev. C, 30-Jul-12

5


Document Number: 67517



### **N-CHANNEL TYPICAL CHARACTERISTICS** ( $T_A = 25 \text{ °C}$ , unless otherwise noted)




Safe Operating Area



Normalized Thermal Transient Impedance, Junction-to-Ambient



## **N-CHANNEL TYPICAL CHARACTERISTICS** ( $T_A = 25 \text{ °C}$ , unless otherwise noted)



#### Normalized Thermal Transient Impedance, Junction-to-Case

#### Note

- The characteristics shown in the two graphs
- Normalized Transient Thermal Impedance Junction-to-Ambient (25 °C)
- Normalized Transient Thermal Impedance Junction-to-Case (25 °C)


are given for general guidelines only to enable the user to get a "ball park" indication of part capabilities. The data are extracted from single pulse transient thermal impedance characteristics which are developed from empirical measurements. The latter is valid for the part mounted on printed circuit board - FR4, size 1" x 1" x 0.062", double sided with 2 oz. copper, 100 % on both sides. The part capabilities can widely vary depending on actual application parameters and operating conditions. www.vishay.com


SHAY

SQJ500EP


## Vishay Siliconix

## **P-CHANNEL TYPICAL CHARACTERISTICS** ( $T_A = 25$ °C, unless otherwise noted)






Transfer Characteristics



Transconductance




Capacitance

### S12-1845-Rev. C, 30-Jul-12




Vishay Siliconix


## **P-CHANNEL TYPICAL CHARACTERISTICS** ( $T_A = 25$ °C, unless otherwise noted)




Gate Charge




Source Drain Diode Forward Voltage




**Threshold Voltage** 



**On-Resistance vs. Junction Temperature** 



On-Resistance vs. Gate-to-Source Voltage




Drain Source Breakdown vs. Junction Temperature

S12-1845-Rev. C, 30-Jul-12

9 estions contact: automostechsupport/ Document Number: 67517




## **P-CHANNEL TYPICAL CHARACTERISTICS** ( $T_A = 25$ °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient



## **P-CHANNEL TYPICAL CHARACTERISTICS** ( $T_A = 25$ °C, unless otherwise noted)



#### Normalized Thermal Transient Impedance, Junction-to-Case


#### Note


- The characteristics shown in the two graphs
- Normalized Transient Thermal Impedance Junction-to-Ambient (25 °C)
- Normalized Transient Thermal Impedance Junction-to-Case (25 °C)


are given for general guidelines only to enable the user to get a "ball park" indication of part capabilities. The data are extracted from single pulse transient thermal impedance characteristics which are developed from empirical measurements. The latter is valid for the part mounted on printed circuit board - FR4, size 1" x 1" x 0.062", double sided with 2 oz. copper, 100 % on both sides. The part capabilities can widely vary depending on actual application parameters and operating conditions.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?67517">www.vishay.com/ppg?67517</a>.









# **Package Information**



Vishay Siliconix

DIM.		MILLIMETERS		INCHES			
DIN.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX	
А	1.00	1.07	1.14	0.039	0.042	0.045	
A1	0.00	-	0.127	0.00	-	0.005	
b	0.33	0.41	0.48	0.013	0.016	0.019	
b1	0.44	0.51	0.58	0.017	0.020	0.023	
b2	4.80	4.90	5.00	0.189	0.193	0.197	
b3		0.094			0.004		
b4		0.47			0.019		
С	0.20	0.25	0.30	0.008	0.010	0.012	
D	5.00	5.13	5.25	0.197	0.202	0.207	
D1	4.80	4.90	5.00	0.189	0.193	0.197	
D2	3.86	3.96	4.06	0.152	0.156	0.160	
D3	1.63	1.73	1.83	0.064	0.068	0.072	
е		1.27 BSC		0.050 BSC			
E	6.05	6.15	6.25	0.238	0.242	0.246	
E1	4.27	4.37	4.47	0.168	0.172	0.176	
E2	2.75	2.85	2.95	0.108	0.112	0.116	
E3	6.05	6.22	6.40	0.238	0.245	0.252	
F	-	-	0.15	-	-	0.006	
L	0.62	0.72	0.82	0.024	0.028	0.032	
L1	0.92	1.07	1.22	0.036	0.042	0.048	
К		0.51			0.020		
W		0.23		0.009			
W1		0.41			0.016		
W2		2.82			0.111		
W3		2.96		0.117			
θ	0°	-	10°	0°	-	10°	

Note

• Millimeters will govern



### RECOMMENDED MINIMUM PAD FOR PowerPAK<sup>®</sup> SO-8L SINGLE



Recommended Minimum Pads Dimensions in mm (inches)

Revision: 07-Feb-12



Vishay

# Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

© 2024 VISHAY INTERTECHNOLOGY, INC. ALL RIGHTS RESERVED

Revision: 01-Jan-2024