



N- and P-Channel 20 V (D-S) MOSFET

PRODUCT SUMMARY							
	V _{DS} (V)	$R_{DS(on)}(\Omega)$	I _D (A) ^a	Q _g (Typ.)			
N-Channel	20	0.052 at $V_{GS} = 4.5 \text{ V}$	6.1 ^a	3.9 nC			
N-Chamilei		$0.084 \text{ at V}_{GS} = 2.5 \text{ V}$	4.8 ^a	3.9110			
P-Channel	- 20	0.090 at $V_{GS} = -4.5 \text{ V}$	- 4.8 ^a	3.8 nC			
		0.160 at $V_{GS} = -2.5$ V	- 3.6 ^a	3.6110			

FEATURES


- Halogen-free According to IEC 61249-2-21 **Definition**
- TrenchFET® Power MOSFETs
- Compliant to RoHS Directive 2002/95/EC







APPLICATIONS

- Complementary MOSFET for Portable Devices
 - Ideal for Buck-Boost Circuits







Ordering Information: Si5509DC-T1-E3 (Lead (Pb)-free)

Si5509DC-T1-GE3 (Lead (Pb)-free and Halogen-free)

N-Channel MOSFET

P-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS T _A = 25 °C, unless otherwise noted							
Parameter		Symbol	N-Channel	P-Channel	Unit		
Drain-Source Voltage	V _{DS}	20	- 20	V			
Gate-Source Voltage	V_{GS}	± 12		V			
	T _C = 25 °C		6.1 ^a	- 4.8 ^a			
Continuous Drain Current (T _{.1} = 150 °C)	T _C = 70 °C	I _D	4.9 ^a	- 3.8 ^a			
Continuous Diain Current (1) = 130 °C)	T _A = 25 °C		5.0 ^{b, c}	- 3.9 ^{b, c}			
	T _A = 70 °C		3.9 ^{b, c}	- 3.1 ^{b, c}	Α		
Pulsed Drain Current		I _{DM}	10	- 15			
Source Drain Current Diode Current	T _C = 25 °C	I _S	3.7	- 3.7			
Source Diam Current Diode Current	T _A = 25 °C	'5	1.7 ^{b, c}	- 1.7 ^{b, c}			
	T _C = 25 °C		4.5	4.5			
Maximum Power Dissination	T _C = 70 °C	P _D	2.88	2.88	W		
Maximum Power Dissipation	T _A = 25 °C	' D	2.1 ^{b, c}	2.1 ^{b, c}	VV		
	T _A = 70 °C		1.33 ^{b, c}	1.33 ^{b, c}			
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to 150		°C		
Soldering Recommendations (Peak Temperature)		260		10			

THERMAL RESISTANCE RATINGS								
			N-Ch	annel	P-Channel			
Parameter		Symbol	Тур.	Max.	Тур.	Max.	Unit	
Maximum Junction-to-Ambient ^{b, f}	t ≤ 5 s	R_{thJA}	50	60	50	60	°C/W	
Maximum Junction-to-Foot (Drain)	Steady State	R_{thJF}	30	40	30	40	J/ V V	

Notes:

- a. Based on T_C = 25 °C.
 b. Surface mounted on 1" x 1" FR4 board.
- d. See Reliability Manual for profile. The ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequade bottom side solder interconnection.
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under steady state conditions is 90 °C/W for both channels.

Si5509DC Vishay Siliconix



Parameter	Symbol	Test Conditions		Min.	Typ. ^a	Max.	Unit	
Static	7,				1 1761			
		V _{GS} = 0 V, I _D = 250 μA	N-Ch	20				
Drain-Source Breakdown Voltage	V_{DS}	V _{GS} = 0 V, I _D = - 250 μA	P-Ch	- 20			V	
		I _D = 250 μA	N-Ch		18.4		mV/°C	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	I _D = - 250 μA	P-Ch		- 15.1			
V Tamana watuwa Ca affinia at	A) / /T	I _D = 250 μA	N-Ch		- 3.4			
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = - 250 μA	P-Ch		2.2			
Code Thursday and Walters		$V_{DS} = V_{GS}, I_D = 250 \mu A$	N-Ch	0.7		2	V	
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	P-Ch	- 0.7		- 2		
Gate-Body Leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 12 \text{ V}$	N-Ch			100	nA	
date-body Leakage	GSS		P-Ch			- 100		
		$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}$	N-Ch			1	- - μΑ	
Zero Gate Voltage Drain Current	Inco	$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}$	P-Ch			- 1		
Zero date voltage Drain Gurrent	IDSS	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$	N-Ch			10		
		$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 \text{ °C}$	P-Ch			- 10		
0 0 1 D 1 0 1h	1	$V_{DS} \le 5 \text{ V}, V_{GS} = 4.5 \text{ V}$	N-Ch	10			А	
On-State Drain Current ^b	I _{D(on)}	$V_{DS} \le -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	P-Ch	- 15				
	R _{DS(on)}	$V_{GS} = 4.5 \text{ V}, I_D = 5.0 \text{ A}$	N-Ch		0.043	0.052	Ω	
		V _{GS} = - 4.5 V, I _D = - 3.9 A	P-Ch		0.074	0.090		
Drain-Source On-State Resistance ^b		$V_{GS} = 2.5 \text{ V}, I_D = 3.9 \text{ A}$	N-Ch		0.068	0.084		
		V _{GS} = - 2.5 V, I _D = - 2.9 A	P-Ch		0.128	0.160		
h		V _{DS} = 10 V, I _D = 5.0 A	N-Ch		10.4			
Forward Transconductance ^b	9 _{fs}	V _{DS} = - 10 V, I _D = - 3.9 A	P-Ch		8.2		S	
Dynamic ^a								
Input Capacitance	C _{iss}		N-Ch		455			
input Capacitance	Olss	N-Channel $V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	P-Ch		300			
Output Capacitance	C _{oss}	P-Channel	N-Ch		85		pF	
· ·			P-Ch		95			
Reverse Transfer Capacitance	C_{rss}	$V_{DS} = -10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	N-Ch		50		-	
		$V_{DS} = 10 \text{ V}, V_{GS} = 5 \text{ V}, I_{D} = 4.0 \text{ A}$	P-Ch		65	0.0		
	Q_g	$V_{DS} = 10 \text{ V}, V_{GS} = 5 \text{ V}, I_D = 4.0 \text{ A}$ $V_{DS} = -10 \text{ V}, V_{GS} = -5 \text{ V}, I_D = -3.9 \text{ A}$	N-Ch		4.4	6.6	4	
Total Gate Charge		V _{DS} = - 10 V, V _{GS} = - 5 V, I _D = - 3.9 A	P-Ch		4.1	6.2	nC	
		N-Channel	N-Ch P-Ch		3.8	5.7 5.9		
	Q _{gs}	$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 4.0 \text{ A}$	N-Ch		0.9	5.9		
Gate-Source Charge			P-Ch		0.7			
	Q _{gd}	P-Channel V _{DS} = - 10 V, V _{GS} = - 4.5 V, I _D = - 3.9 A	N-Ch		0.95		-	
Gate-Drain Charge			P-Ch		1.25		1	
Cata Basistanas	R _g		N-Ch		1.9			
Gate Resistance			Ī		1		Ω	





SPECIFICATIONS T _J = 25 °C, unless otherwise noted										
Parameter	Symbol Test Conditions		Min.	Typ. ^a	Max.	Unit				
Dynamic ^a										
Turn-On Delay Time	† ₁₇		N-Ch		6	9				
Turn-On Delay Time	t _{d(on)}	N-Channel $V_{DD} = 10 \text{ V, } R_L = 2.5 \Omega$	P-Ch		8	12				
Rise Time	t _r	$I_{D} \approx 4.0 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_{q} = 1 \Omega$	N-Ch		95	143				
THOC TIME	4	1D = 4.0 A, VGEN - 4.0 V, Fig - 1 32	P-Ch		75	113	ns			
Turn-Off Delay Time	t _{d(off)}	P-Channel	N-Ch		12	18	115			
Turr on Bolay Time	-u(oii)	$V_{DD} = -10 \text{ V}, R_L = 3.2 \Omega$	P-Ch		25	38				
Fall Time	t _f	$I_D \cong$ - 3.14 A, V_{GEN} = - 4.5 V, R_g = 1 Ω	N-Ch		6	9				
1 4.11 11110	-1		P-Ch		60	90				
Drain-Source Body Diode Characteristic	s		T	T	,					
Continuous Source-Drain Diode Current	I _S	T _C = 25 °C	N-Ch			3.75				
		Ŭ	P-Ch			- 3.75	Α			
Pulse Diode Forward Current ^a	I _{SM}		N-Ch			10	, ,			
r disc Blode i oliward culterit	SIVI		P-Ch			- 15				
Body Diode Voltage	V _{SD}	$I_S = 2.4 \text{ A}, V_{GS} = 0 \text{ V}$	N-Ch		0.8	1.2	V			
Body Blode Voltage		$I_S = -1.5 \text{ A}, V_{GS} = 0 \text{ V}$	P-Ch		- 0.8	- 1.2	· ·			
Body Diode Reverse Recovery Time	+		N-Ch		12	18	ns			
Body Blode neverse necovery fillie	t _{rr}		P-Ch		18	27	115			
Body Diode Reverse Recovery Charge	Q _{rr}	N-Channel	N-Ch		5	8	nC			
		$I_F = 2.4 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$	P-Ch		8	12	110			
Reverse Recovery Fall Time	t _a	P-Channel	N-Ch		7.5					
Tieveree Tiesevery Fall Fillie		$I_F = -1.5 \text{ A}, \text{ dI/dt} = -100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$	P-Ch		14		ns			
Reverse Recovery Rise Time	t _b		N-Ch		4.5		110			
1.5.5.55 1.66676.7 1.66 1.66	ט־		P-Ch		4					


Notes:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

a. Guaranteed by design, not subject to production testing. b. Pulse test; pulse width $\leq 300~\mu s$, duty cycle $\leq 2~\%.$



N-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



0.6 - 50

0

T_J - Junction Temperature (°C)

On-Resistance vs. Junction Temperature

0

0


Q_q - Total Gate Charge


Gate Charge





N-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted





25

- 25


T_J - Junction Temperature (°C) **Threshold Voltage**

50


100

125


150



On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power





* V_{GS} > minimum V_{GS} at which $R_{DS(on)}$ is specified

Safe Operating Area, Junction-to-Case



N-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






* The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit






N-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Foot



P-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Gate Charge


On-Resistance vs. Junction Temperature




P-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Source-Drain Diode Forward Voltage




Threshold Voltage



On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power





 $\rm V_{DS}$ - Drain-to-Source Voltage (V) * $\rm V_{GS}$ > minimum $\rm V_{GS}$ at which $\rm R_{DS(on)}$ is specified

Safe Operating Area, Junction-to-Case



N-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted







* The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package



P-CHANNEL TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Foot

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg273629.



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.