## PHR





ESCC () 4001/023 Qualified High Precision (5 ppm, 0.01 %), Thin Film Chip Resistors



## LINKS TO ADDITIONAL RESOURCES



Vishay Sfernice Thin Film division holds ESCC QML qualification (ESCC technology flow qualification).

These High-Rel. components are ideal for low noise and precision applications, superior stability, low temperature coefficient of resistance, and low voltage coefficient, Vishay Sfernice's precision thin film wraparound resistors exceed requirements of MIL-PRF-55342G characteristics Y (± 10 ppm/°C).

## FEATURES

- Load life stability at ± 70 °C for 2000 h: 0.15 % under Pn
- Low temperature coefficient down to ± 5 ppm/°C
- Very low noise (< -35 dB) and voltage coefficient (< 0.01 ppm/V)</li>
- Resistance range: 10  $\Omega$  to 3 M $\Omega$  (depending on size)
- Laser trimmed tolerances to  $\pm$  0.01 %
- TCR in lot tracking  $\leq$  5 ppm/°C
- Termination: Thin film technology
- SnPb terminations over nickel barrier
- ESCC 4001 (generic specifications)
- ESCC 4001/023 (detailed specifications)
- ESCC qualified
- · SMD wraparound chip resistor
- Operating temperature range: -65 °C to +155 °C
- From 0402 to 2010
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

STANDARD	STANDARD ELECTRICAL SPECIFICATIONS							
MODEL	SIZE	ESCC VARIANT NUMBER	RESISTANCE RANGE Ω	RATED POWER AT + 70 °C (Pn) W <sup>(1)</sup>	LIMITING ELEMENT VOLTAGE (UL) V <sup>(1)</sup>	INSULATION VOLTAGE ( <i>U</i> i) V	TOLERANCE ± %	TEMPERATURE COEFFICIENT ± ppm/°C
PHR 0402 💽	0402	13 and 14	10 to 150K	0.05	30	50	0.01, 0.02, 0.05, 0.1	5, 10, 25
PHR 0603 💽	0603	01 and 05	10 to 500K	0.1	35	100	0.01, 0.02, 0.05, 0.1	5, 10, 25
PHR 0805 💽	0805	02 and 06	10 to 750K	0.125	75	200	0.01, 0.02, 0.05, 0.1	5, 10, 25
PHR 1206 💽	1206	03 and 07	10 to 3.5M	0.25	100	300	0.01, 0.02, 0.05, 0.1	5, 10, 25
PHR 2010 💽	2010	04 and 08	10 to 6M	0.50	150	300	0.01, 0.02, 0.05, 0.1	5, 10, 25

### Note

(1) Limiting voltages and power rating are already derated (for maximum ratings admissible, refer to P chip: <u>www.vishay.com/cod?53017</u>)

CLIMATIC SPECIFICATIONS		
Operating temperature -65 °C; +155 °C		
Soldering temperature (T <sub>sol</sub> )	260 °C, immersion 10 s	

MECHANICAL SPECIFICATIONS				
Substrate material	Alumina			
Technology	Thin film			
Film	Nickel chromium with mineral passivation			
Protection	Epoxy and silicone			
Terminations	<b>B type:</b> SnPb over nickel barrier for solder reflow <sup>(1)</sup> <b>G type:</b> gold over nickel barrier			

Note

(1) For B terminations use recommended reflow profile #1 as per Application Note "Guidelines for Vishay Sfernice Resistive and Inductive Components" (document number: 52029)

HALOGEN




www.vishay.com

PHR

## **Vishay Sfernice**

в

#### **DIMENSIONS** in millimeters



VADIANT			DIMENSIONS								
VARIANT NUMBER	STYLE	ļ	4	E	3	(	)	1	כ	I	
NOMBER		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.
01, 05	0603	1.39	2.16	0.62	1.01	0.25	1.02	0.17	0.51	0.25	0.51
02, 06	0805	1.78	2.55	1.14	1.53	0.25	1.02	0.17	0.51	0.25	0.51
03, 07	1206	2.87	3.64	1.47	1.86	0.25	1.02	0.17	0.51	0.25	0.51
04, 08	2010	4.95	5.72	2.41	2.8	0.25	1.02	0.35	0.85	0.35	0.85
13, 14	0402	0.87	1.64	0.47	0.86	0.25	1.02	0.09	0.38	0.12	0.38

## TRACEABILITY DEFINITIONS

The two major traceability elements are defined as:

- The primary process lot number named Front End lot (FE lot). One "FE lot" is composed of several wafers issued from the same thin film deposition sequence.
- The date code named Batch Number (BN). The "BN" is defined after completion of the end of production testing sequence. The lot homogeneity is given by the "FE lot" and not by the "BN".
- According to the applied rules validated by the ESCC through the product qualification, the following situations are agreed:
- Parts coming from different "FE lost" might have the same "BN".
- A maximum of two different "BN" might be applied to the same "FE lot" to enable the use of overruns from a previous PO.
- Unless requested / approved by the customer the "BN" will be 2 years old maximum.

## SPECIFIC TRACEABILITY REQUIREMENTS

The following specific requirements have to be treated as:

- A customer who requires "Lot Homogeneity" has to mention it on the PO as "SINGLE PRODUCTION LOT".
- A customer who requires "Lot Homogeneity" in addition to a "Single Batch Number" has to mention it on the PO as "SINGLE PRODUCTION LOT AND OPTION R0101".

## END OF PRODUCTION TESTING

Mandatory testing performed at the end of the production process:

- 100 % overload: Voltage  $\sqrt{(6.25 \text{ Pn x Rn})}$  or 2 UL whichever is less duration 2 s
- 100 % burn in: 168 h at Pn at 70 °C

## **OPTIONS**

### LOT VALIDATION TESTING

For procurement of qualified components, lot validation testing is not required and shall only be performed if specifically stipulated in the purchase order.

For procurement of unqualified components, lot validation testing shall be performed as stipulated in the purchase order. The need for lot validation testing shall be determined by the orderer.

When lot validation testing is required, it shall consist of the performance of one or more of the tests or subgroup test sequences of chart F4 indicated in the ESA Generic Specification ESCC 4001. The testing to be performed and the sample size shall be as stipulated in the purchase order. When procurement of more than one component type is involved from a family, range or series, the selection of representative samples shall also be stipulated in the purchase order.

Lot validation testing will be composed of one LVT charges and LVT samples:

- Lot validation test charges has to be ordered separately on purchase order.
- Lot validation samples have to be ordered separately on purchase orderer.


### FINAL INSPECTION

If requested by the orderer a final inspection can be performed on site. Final inspection has to be stipulated separately on purchase order.



PHR

**Vishay Sfernice** 



#### Note

Suggested land pattern: According to IPC-7351A

QUALI	QUALIFIED OHMIC RANGE <sup>(1)</sup>				QUAL	FIED OF	IMIC RA	NGE <sup>(1)</sup>		
MODEL	ESCC VARIANT	OHMIC RANGE (Ω)	TOLERANCE (%)		MODEL	ESCC VARIANT	OHMIC RANGE (Ω)	TEMPERATURE COEFFICIENT (ppm/°C)	ESCC CODE	
		10 to < 50	0.1				10 to < 20	E: 25 (-55 °C; +155 °C)	2	
		0.1					E : 25 (-55 °C ; +155 °C)	_		
	01 to 08	50 to < 100	0.05 and 0.1	0.05 and 0.1			01 to 08	20 to < 50	Y : 10 (-55 °C ; +155 °C)	
PHR	and		0.02, 0.05 and 0.1	Р	PHR	and		Z : 5 (+22 °C ; +70 °C)	0	
	13 to 14	100 to < 250				13 to 14		E : 25 (-55 °C ; +155 °C)		
								Y : 10 (-55 °C ; +155 °C)		
		≥ 250	0.01, 0.02, 0.05 and 0.1					Z : 5 (+22 °C ; +70 °C) C : 5 (-55 °C ; +155 °C)	0 9	

## QUALIFIED OHMIC RANGE: MAX. VALUE <sup>(1)</sup>

	-	-		
PHR 0402	PHR 0603	PHR 0805	PHR 1206	PHR 2010
100 k $\Omega$ (67 k $\Omega$ for TCR C)	200 k $\Omega$ (160 k $\Omega$ for TCR C)	250 kΩ	1 MΩ	<b>3</b> ΜΩ

#### Note

<sup>(1)</sup> For values, TCR, tolerance outside of qualified range: Please consult

#### **POPULAR OPTIONS**

#### **OPTION 0041**

Production according to ESCC 4001/023 for: Cases, ohmic values, tolerance or TCR outside of qualified range. Please consult Vishay Sfernice for feasibility.

PACKAGING						
Two types of packaging are available: Waffle-pack and tape and reel.						
	NUMBER OF PIECES PER PACKAGE					
SIZE	WAFFLE	TAPE AND REEL <sup>(2)</sup>		TAPE		
	PACK 2" × 2"	MIN.	MAX.	WIDTH		
0402			5000			
0603	100		5000	8 mm		
0805		50	4000	0 11111		
1206	140		4000			
2010	60		2000	12 mm		

### Note

<sup>(1)</sup> MoQ: 50 pieces

Revision: 25-Jul-2024

3


Document Number: 53037

For technical questions, contact: <u>sferthinfilm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>

## **EXTENDED FEATURES**

You may consult Vishay Sfernice for chip sizes, ohmic values and tolerances outside of the qualified range.

## POWER DERATING CURVE





# Vishay Sfernice

PERFORMANCE					
TEST	CONDITIONS	REQUIREMEN	TYPICAL		
TEST	CONDITIONS	ESA/SCC 4001/023	MIL-PRF-55342G	TIFICAL	
Short time overload	$U = \sqrt{(6.25 \text{ Pn x Rn})}$ $U_{\text{max.}} < 2 \text{ UL} - 2 \text{ s}$	± 0.05 % + (0.05 Ω x 100/Rn)	0.10 %	± 0.01 %	
Rapid temperature change	-55 °C / +155 °C 5 cycles CEI 66-2-14 Test Na	± 0.05 % + (0.05 Ω x 100/Rn)	0.1 % (for 100 cycles)	± 0.01 % ± 0.015 % (for 500 cycles)	
Soldering (thermal shock)	260 °C / 10 s CEI 68-2-20 A Test T6 (met. 1A)	± 0.05 % + (0.05 Ω x 100/Rn)	-	± 0.005 %	
Terminal strength: adhesion bend strength of end plated facing	CEI 115-1 Clause 4.32 CEI 115-1 Clause 4.33	± 0.05 % + (0.05 Ω x 100/Rn)	-	± 0.01 %	
Climatic sequence	CEI 67-2-1 / CEI 68-2-2 CEI 67-2-13 / CEI 68-2-30	± 0.10 % + (0.05 Ω x 100/Rn)	-	$\pm$ 0.02 % Insulation resistance > 1 G $\Omega$	
Load life	2000 h Pn at +70 °C 90' / 30' cycle	± 0.15 % + (0.05 Ω x 100/Rn)	0.5 %	$\pm$ 0.02 % Insulation resistance > 1 G $\Omega$	
High temperature exposure	2000 h Pn at +155 °C CEI 68-2-20A Test B	± 0.15 % + (0.05 Ω x 100/Rn)	± 0.10 % (duration 1000 h)	$\pm$ 0.05 % Insulation resistance > 1 G $\Omega$	

ESCC/PHR CODIFICATION CORRESPONDENCE TABLES				
VARIANT	MODEL	CASE SIZE	TERMINATION	
13	-	0402		
01		0603		
02		0805	B (tin/lead)	
03	7	1206		
04	PHR	2010		
14		0402		
05	7	0603		
06	7	0805	G (gold)	
07	7	1206		
08		2010		


ESCC/PHR CODIFICATION CORRESPONDENCE TABLES				
TEMPERATURE COEFFICIENT	ESCC CODE	PHR CODE		
5 ppm/°C (+22 °C; +70 °C)	0	Z		
10 ppm/°C (-55 °C; +155 °C)	1	Y		
25 ppm/°C (-55 °C; +155 °C)	2	E		
5 ppm/°C (-55 °C; +155 °C)	9	С		

ESCC/PHR CODIFICATION CORRESPONDENCE TABLES				
TOLERANCE	ESCC CODE	PHR CODE		
0.1 %	В	В		
0.05 %	W	W		
0.02 %	Р	Р		
0.01 %	L	L		

4




Vishay Sfernice



#### Note

 Terminations B: Variants 01 / 02 / 03 / 04 and 13 Terminations G: Variants 05 / 06 / 07 / 08 and 14



CODIFIC	<b>CODIFICATION PACKAGING</b> - Waffle Pack			
CODE 18 PACKAGING				
W	25 min. (100 min. for size 0402), 1 mult			
WA	100 min., 100 mult <sup>(1)</sup>			

<b>CODIFICATION PACKAGING</b> - Plastic Tape <sup>(2)</sup>	
CODE 18	PACKAGING
Т	50 min. (100 min. for size 0402), 1 mult
TA	100 min., 100 mult
ТВ	250 min., 250 mult
TC	500 min., 500 mult
TD	1000 min., 1000 mult
TE	2500 min., 2500 mult
TF	Full tape <sup>(3)</sup>

<b>CODIFICATION PACKAGING</b> - Paper Tape <sup>(2)</sup>	
CODE 18	PACKAGING
PT	100 min., 1 mult
PA	100 min., 100 mult
PB	250 min., 250 mult
PC	500 min., 500 mult
PD <sup>(3)</sup>	1000 min., 1000 mult
PE <sup>(3)</sup>	2500 min., 2500 mult
PF <sup>(3)(4)</sup>	Full tape

#### Notes

<sup>(1)</sup> Available only in size 1206

(2) Plastic tape in standard for all sizes. Paper tape in option for 0402, 0603, 0805 and 1206. Please consult Vishay Sfernice for 2010 size

<sup>(3)</sup> Not available for size 0402

<sup>(4)</sup> Qantity depending on size of chips



Vishay

# Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

© 2025 VISHAY INTERTECHNOLOGY, INC. ALL RIGHTS RESERVED

Revision: 01-Jan-2025

1