



Dual N-Channel 30 V (D-S) MOSFETs

PRODUCT SUMMARY							
	V _{DS} (V)	$R_{DS(on)}$ (Ω) (Max.)	I _D (A)	Q _g (Typ.)			
Channel-1	30	0.0058 at $V_{GS} = 10 \text{ V}$	40 ^a	12.5 nC			
		0.0075 at $V_{GS} = 4.5 \text{ V}$	40 ^a	12.5110			
Channel-2	30	0.0030 at V _{GS} = 10 V	40 ^a	29 nC			
		0.0035 at $V_{GS} = 4.5 \text{ V}$	40 ^a	29110			


FEATURES


- Halogen-free According to IEC 61249-2-21 Definition
- TrenchFET® Power MOSFETs
- 100 % R_q and UIS Tested
- Compliant to RoHS Directive 2002/95/EC


HALOGEN FREE

APPLICATIONS

- Notebook System Power
- POL
- Synchronous Buck Converter







ABSOLUTE MAXIMUM RATINGS	(· A , armo		•	<u> </u>	
Parameter	Symbol	Channel-1	Channel-2	Unit	
Drain-Source Voltage	V_{DS}	30		V	
Gate-Source Voltage	V_{GS}	± 2	V		
	T _C = 25 °C		40 ^a	40 ^a	
Continuous Drain Current (T = 150 °C)	T _C = 70 °C	1 .	40 ^a	40 ^a	
Continuous Drain Current (T _J = 150 °C)	T _A = 25 °C	I _D	22 ^{b, c}	32 ^{b, c}	
	T _A = 70 °C		17 ^{b, c}	26 ^{b, c}	Α
Pulsed Drain Current (t = 300 μs)		I _{DM}	100	120	A
Continuous Source Drain Diode Current	T _C = 25 °C	- I _S	24 ^a	28 ^a	
Continuous Source Drain Diode Current	T _A = 25 °C		3.8 ^{b, c}	4.3 ^{b, c}	
Single Pulse Avalanche Current	L = 0.1 mH	I _{AS}	25	40	
Single Pulse Avalanche Energy	L = 0.1 11111	E _{AS}	31	80	mJ
	T _C = 25 °C		48	100	
Maximum Dawar Dissipation	T _C = 70 °C	В	31	64	W
Maximum Power Dissipation	T _A = 25 °C	- P _D	4.6 ^{b, c}	5.2 ^{b, c}	VV
	T _A = 70 °C		3 ^{b, c}	3.3 ^{b, c}	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to 150		00
Soldering Recommendations (Peak Temperature)d		26	°C		

THERMAL RESISTANCE RATINGS									
			Char	nel-1	Channel-2				
Parameter		Symbol	Тур.	Max.	Тур.	Max.	Unit		
Maximum Junction-to-Ambient ^{b, f}	t ≤ 10 s	R _{thJA}	22	27	19	24	°C/W		
Maximum Junction-to-Case (Drain)	Steady State	R_{thJC}	2.1	2.6	1	1.25	0/ / /		

Notes:

- a. Package limited T_C = 25 °C.
- b. Surface mounted on 1" x 1" FR4 board.
- d. See solder profile (www.vishay.com/doc?73257). The PowerPAIR is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.
- f. Maximum under steady state conditions is 62 °C/W for channel-1 and 55 °C/W for channel-2.

Document Number: 63539 S11-2380-Rev. C, 28-Nov-11



SPECIFICATIONS (T _J = 25 °				T			
Parameter	Symbol	Test Conditions		Min.	Тур.	Max.	Unit
Static			1	ı	1		
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V, } I_D = 250 \mu\text{A}$	Ch-1	30			V
	- 53	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	Ch-2	30			, v
V _{DS} Temperature Coefficient	ΔV _{DS} /T _J	$I_D = 250 \mu A$	Ch-1		33		mV/°C
VDS Temperature documents	ΔVDS/1J	I _D = 250 μA	Ch-2		31		
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA	Ch-1		- 5.4		
VGS(th) Temperature Coefficient	∆VGS(th)/1J	I _D = 250 μA	Ch-2		- 6.1		
Cata Threshold Valtage	V	$V_{DS} = V_{GS}, I_D = 250 \mu A$	Ch-1	1.2		2.2	V
Gate Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	Ch-2	1		2.2	
Gata Sauraa Laakaga	lasa	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$	Ch-1			± 100	nA
Gate Source Leakage	I _{GSS}		Ch-2			± 100	
		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-1			1	
Zero Gate Voltage Drain Current	1	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$	Ch-2			1	μΑ
	DSS	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$	Ch-1			5	
		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$	Ch-2			5	
On-State Drain Current ^b	,	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-1	20			A
	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	Ch-2	25			
Drain-Source On-State Resistance ^b	R _{DS(on)}	$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$	Ch-1		0.0048	0.0058	
		$V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$	Ch-2		0.0025	0.0030	Ω
		$V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$	Ch-1		0.0060	0.0075	
		$V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$	Ch-2		0.0029	0.0035	
		V _{DS} = 10 V, I _D = 20 A	Ch-1		94		
Forward Transconductance ^b	9 _{fs}	V _{DS} = 10 V, I _D = 20 A	Ch-2		140		S
Dynamic ^a					<u> </u>		
	<u> </u>		Ch-1		1500		
Input Capacitance	C _{iss}	Channel-1	Ch-2		3600		pF
0.1.10		$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-1		285		
Output Capacitance	C _{oss}	Channel-2	Ch-2		660		
Davis Transfer Conscitutes	6	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	Ch-1		125		
Reverse Transfer Capacitance	C _{rss}		Ch-2		305		
		$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$	Ch-1		26	40	nC
Total Gate Charge	Q_g	$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 20 \text{ A}$	Ch-2		60	110	
Total Gate Charge	₩g -	Channel-1 $V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 20 \text{ A}$ Channel-2	Ch-1		12.5	19	
			Ch-2		29	51	
Gate-Source Charge	Q _{gs}		Ch-1		4.7		
Gate-Source Charge	⊸gs		Ch-2		10		
Gate-Drain Charge	Q _{gd}	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 20 \text{ A}$	Ch-1		4		
			Ch-2		9.5		
Gate Resistance	R_{g}	f = 1 MHz	Ch-1	0.5	2.6	5.2	Ω
	9		Ch-2	0.1	0.6	1.2	

Notes:

a. Guaranteed by design, not subject to production testing.

b. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %.



Parameter Symbol		Test Conditions			Тур.	Max.	Unit
Dynamic ^a					•	•	
Turn-On Delay Time	t _{d(on)}	Channel-1	Ch-1		20	40	
	=(=,	$V_{DD} = 15 \text{ V}, R_1 = 1.5 \Omega$	Ch-2 Ch-1		30	60	
Rise Time	t _r	$I_D \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$			25 35	50 70	
			Ch-2 Ch-1		25	50	ns
Turn-Off Delay Time	t _{d(off)}	Channel-2 $V_{DD} = 15 \text{ V}, R_{I} = 1.5 \Omega$	Ch-2		35	70	
E-II The		$I_{D} \cong 10 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_{q} = 1 \Omega$	Ch-1		10	20	
Fall Time	t _f	GEN 7 GEN 7 9	Ch-2		12	25	
Turn On Doloy Time	t., ,		Ch-1		10	20	
Turn-On Delay Time	t _{d(on)}	Channel-1	Ch-2		12	25	
Rise Time	t _r	$V_{DD} = 15 \text{ V}, R_L = 1.5 \Omega$	Ch-1		25	25	
Thise Time	ч	$I_D \cong 10 \text{ A}, V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	Ch-2		12	25	
Turn-Off Delay Time	t _{d(off)}	Channel-2 $V_{DD} = 15 \text{ V, R}_L = 1.5 \ \Omega$ $I_D \cong 10 \text{ A, V}_{GEN} = 10 \text{ V, R}_g = 1 \ \Omega$	Ch-1		30	60	
Turn On Belay Time			Ch-2		35	70	
Fall Time			Ch-1		10	20	
			Ch-2		10	20	
Drain-Source Body Diode Characteristi	cs		l	ı	_		_
Continuous Source-Drain Diode Current	I _S	$T_C = 25 ^{\circ}C$	Ch-1 Ch-2			40	4
	I _{SM}		Ch-1			100	Α
Pulse Diode Forward Current ^a			Ch-2			120	
		I _S = 10 A, V _{GS} = 0 V	Ch-1		0.8	1.2	
Body Diode Voltage	V_{SD}	I _S = 10 A, V _{GS} = 0 V	Ch-2		0.8	1.2	V
			Ch-1		26	50	
Body Diode Reverse Recovery Time	t _{rr}		Ch-2		36	70	ns
	Q _{rr}	Channel-1 $I_F = 10 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$	Ch-1		25	50	0
Body Diode Reverse Recovery Charge			Ch-2		36	70	nC
Reverse Recovery Fall Time	t _a	Channel-2	Ch-1		17		
neverse necovery rail fillie		$I_F = 10 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, T_J = 25 ^{\circ}\text{C}$	Ch-2		20		ns
Reverse Recovery Rise Time	t _b		Ch-1		9		115
Tieverse Hecovery Hise Hille			Ch-2		16		


Notes:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

a. Guaranteed by design, not subject to production testing.


b. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %.

CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)







CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage







On-Resistance vs. Gate-to-Source Voltage




Single Pulse Power



CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)






Power, Junction-to-Case


 $^{^{\}star}$ The power dissipation P_D is based on $T_{J(max)}$ = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



CHANNEL-1 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)





Normalized Thermal Transient Impedance, Junction-to-Ambient





Normalized Thermal Transient Impedance, Junction-to-Case


CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



















CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




Threshold Voltage




On-Resistance vs. Gate-to-Source Voltage




Single Pulse Power



CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)







Power, Junction-to-Case

^{*} The power dissipation P_D is based on $T_{J(max)} = 150$ °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

CHANNEL-2 TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppq?63539.

Document Number: 63539 www.vishay.com S11-2380-Rev. C, 28-Nov-11 11



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.