

N-Channel 40 V (D-S) MOSFET

DESCRIPTION


The attached SPICE model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the - 55 °C to + 125 °C temperature ranges under the pulsed 0 V to 10 V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched C_{gd} model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

CHARACTERISTICS

- N-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS
- Apply for both Linear and Switching Application
- Accurate over the - 55 °C to + 125 °C Temperature Range
- Model the Gate Charge

SUBCIRCUIT MODEL SCHEMATIC



Note

This document is intended as a SPICE modeling guideline and does not constitute a commercial product datasheet. Designers should refer to the appropriate datasheet of the same number for guaranteed specification limits.









SPECIFICATIONS TJ = 25 °C, unless otherwise noted					
PARAMETER	SYMBOL	TEST CONDITIONS	SIMULATED DATA	MEASURED DATA	UNIT
Static					
Gate-Source Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_D = 250 \mu A$	2.1	-	V
Drain-Source On-State Resistance ^a	$R_{DS(on)}$	$V_{GS} = 10 V, I_D = 10 A$	0.015	0.015	Ω
		$V_{DS} = 4.5 V, I_D = 7 A$	0.018	0.018	
Forward Transconductance ^a	g_{fs}	$V_{DS} = 15 V, I_D = 10 A$	29	35	S
Diode Forward Voltage	V_{SD}	$I_S = 3 A$	0.76	0.77	V
Dynamic^b					
Input Capacitance	C_{iss}	$V_{DS} = 20 V, V_{GS} = 0 V, f = 1 MHz$	597	600	μF
Output Capacitance	C_{oss}		104	100	
Reverse Transfer Capacitance	C_{rss}		50	50	
Total Gate Charge	Q_g	$V_{DS} = 20 V, V_{GS} = 10 V, I_D = 10 A$	11	11.8	nC
		$V_{DS} = 20 V, V_{GS} = 4.5 V, I_D = 10 A$	5.6	5.8	
Gate-Source Charge	Q_{gs}		1.6	1.6	
Gate-Drain Charge	Q_{gd}		2.1	2.1	

Notes

- a. Pulse test; pulse width $\leq 300 \mu s$, duty cycle $\leq 2 \%$.
- b. Guaranteed by design, not subject to production testing.



COMPARISON OF MODEL WITH MEASURED DATA $T_J = 25\text{ }^\circ\text{C}$, unless otherwise noted





Note

Dots and squares represent measured data.



COMPARISON OF MODEL WITH MEASURED DATA $T_J = 25\text{ }^\circ\text{C}$, unless otherwise noted



Note

Dots and squares represent measured data.