

FEATURES

- 4.5- to 30-V Operation
- Driver Impedance—3 Ω
- Undervoltage Lockout
- Fast Switching Times (30 ns typ.)
- 30-V MOSFETs
- High Side: 0.018 Ω @ $V_{DD} = 4.5$ V
- Low Side: 0.0105 Ω @ $V_{DD} = 4.5$ V
- Switching Frequency: 250 kHz to 1 MHz

The Si4728CY n-channel synchronous MOSFET with break-before-make (BBM) is a high speed driver designed to operate in high frequency dc-dc switchmode power supplies. It's purpose is to simplify the use of n-channel MOSFETs in high frequency buck regulators. This device is design to be used with any single output PWM IC or ASIC to produce a

highly efficient low cost synchronous rectifier converter. A synchronous enable pin (disable = low, enable = high) controls the synchronous function for light load conditions. The Si4728CY is packaged in Vishay Siliconix's high performance LITTLE FOOT® SO-16 package.

The schematic diagram illustrates a MOSFET driver circuit using the Si4728 MOSFET. The circuit is powered by a 4.5 V to 30 V input, which is connected to the V_{DD} pin of the MOSFET. A 5 V input is connected to the SYNC EN pin. The MOSFET is connected to a load (inductor and capacitor) and a diode. The MOSFET is labeled Si4728 and has pins D1, D2, S1, and S2. The MOSFET is connected to a load (inductor and capacitor) and a diode.

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)				
Parameter		Symbol	Steady State	Unit
Logic Supply		V_{DD}	7	V
Logic Inputs		V_{IN}	-0.7 to $V_{DD} + 0.3$	
Drain-Source Voltage		V_{DS}	-1.0 to 30	
Bootstrap Voltage		V_{BOOT}	7	
Synchronous Pin Voltage		V_{SYNC}	-0.7 to $V_{DD} + 0.3$	
Maximum Power Dissipation ^a		P_D	4	W
Operating Junction and Storage Temperature Range	Driver	T_J, T_{stg}	-65 to 125	$^\circ\text{C}$
	MOSFETs		-65 to 150	

Notes

- a. Surface mounted on 1" x1" FR4 board, full copper two sides.
b. Pulse test: pulse width $\leq 300\ \mu\text{s}$, duty cycle $\leq 2\%$.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS				
Parameter		Symbol	Steady State	Unit
Drain Voltage		V_{D1}	4.5 to 30	V
Logic Supply		V_{DD}	4.5 to 5.5	
Input Logic High Voltage		V_{IH}	$0.7 \times V_{DD}$ to V_{DD}	
Input Logic Low Voltage		V_{IL}	-0.3 to $0.3 \times V_{DD}$	
Bootstrap Capacitor		C_{BOOT}	100 n to 1 μ	F
Ambient Temperature		T_A	-40 to 85	$^\circ\text{C}$

THERMAL RESISTANCE RATINGS					
Parameter		Symbol	Typical	Maximum	Unit
Highside Junction-to-Ambient ^a	Steady State	R_{thJA1}	85	105	$^\circ\text{C/W}$
Lowside Junction-to-Ambient ^a		R_{thJA2}	68	85	
Highside Junction-to-Foot (Drain) ^b		R_{thJF1}	24	30	
Lowside Junction-to-Foot (Drain) ^b		R_{thJF2}	16	20	

Notes

- a. Surface Mounted on 1" x 1" FR4 Board.
b. Junction-to-foot thermal impedance represents the effective thermal impedance of all heat carrying leads in parallel and is intended for use in conjunction with the thermal impedance of the PC board pads to ambient ($R_{thJA} = R_{thJF} + R_{thPCB-A}$). It can also be used to estimate chip temperature if power dissipation and the lead temperature of a heat carrying (drain) lead is known.



SPECIFICATIONS								
Parameter	Symbol		Test Conditions Unless Specified $T_J = 25^{\circ}\text{C}$ $4.5\text{ V} < V_{DD} < 5.5\text{ V}, 4.5\text{ V} < V_{D1} < 30\text{ V}$	Limits			Unit	
				Min	Typ	Max		
Power Supplies								
Logic Voltage	V_{DD}			4.5		5.5	V	
Logic Current	$I_{DD(EN)}$		$V_{DD} = 4.5\text{ V}, V_{IN} = 4.5\text{ V}$		280	500	μA	
	$I_{DD(DIS)}$		$V_{DD} = 4.5\text{ V}, V_{IN} = 0\text{ V}$		220	500		
Logic Input								
Logic Input Voltage (V_{IN})	High	V_{IH}	$V_{DD} = 4.5\text{ V}$	3.15	2.3		V	
	Low	V_{IL}		-0.3	2.25	0.8		
Protection								
Break-Before-Make Reference	V_{BBM}		$V_{DD} = 5.5\text{ V}$		2.4		V	
Undervoltage Lockout	V_{UVLO}		$\text{SYNC} = 4.5\text{ V}$	3.75	4	4.25		
Undervoltage Lockout Hysteresis	V_H				0.4			
MOSFET Drivers								
Driver Impedance	R_{DR1}		$V_{DD} = 4.5\text{ V}$	Driver 1		3.6	Ω	
	R_{DR2}			Driver 2		2		
MOSFETs								
Drain-Source Voltage	V_{DS}		$I_D = 250\text{ }\mu\text{A}$	30			V	
Drain-Source On-State Resistance ^a	$r_{DS(on)1}$		$V_{DD} = 4.5\text{ V}, I_D = 10\text{ A}$ $T_J = 25^{\circ}\text{C}$	Q1	13	18	m Ω	
	$r_{DS(on)2}$			Q2	8	10.5		
Diode Forward Voltage ^a	V_{SD1}		$I_S = 2\text{ A}, V_{GS} = 0\text{ V}$	Q1	0.7	1.1	V	
	V_{SD2}			Q2	0.7	1.1		
Dynamic ^b (Unless Specified— $F_S = 250\text{ kHz}$, dc = 10%. $V_{DD} = 5\text{ V}$, $I = 10\text{ A}$, Refer to Switching Test Setup)								
Rise Time	t_{rdr1}		10% - 90%	Driver 1		31	ns	
	t_{rdr2}			Driver 2		23		40
Fall Time	t_{fdr1}		90% - 10%	Driver 1		9		20
	t_{fdr2}			Driver 2		15		40
Turn-Off Delay	$t_{d(off)1}$		See Timing Diagram	V_{IN} to G_1		50		100
	$t_{d(off)2}$			V_{IN} to G_2		27		60
Δt	Δt_{1-2}			G_1 to G_2		19		40
	Δt_{2-1}			G_2 to G_1		38		80
Rise Time	t_r		10% - 90%	S_1/D_2		29		60
Fall Time	t_f		90% - 10%	S_1/D_2		10		20
Source-Drain Reverse Recovery Time— Q_2	t_{fr2}		$I_F 2.7\text{ A}, di/dt = 100\text{ A}/\mu\text{s}$			50		80

Notes

a. Pulse test: pulse width $\leq 300\text{ }\mu\text{s}$; duty cycle $\leq 2\%$.

b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.

DETAILED BLOCK DIAGRAM





FIGURE 1.

PIN CONFIGURATION



TRUTH TABLE

Sync EN	V _{IN}	Q ₁	Q ₂
H	H	ON	OFF
H	L	OFF	ON
L	H	ON	OFF
L	L	OFF	OFF

PIN DESCRIPTION

Pin Number	Symbol	Description
1, 2	D ₁	Highside MOSFET Drain
3	GND	Ground
4	IN	Input Logic Signal
5	SYNC EN	Synchronous Enable
6, 7, 8	S ₂	Lowside MOSFET Source
9, 10, 11, 12	D ₂	Lowside MOSFET Drain
13	V _{DD}	Logic Supply
14	C _{BOOT}	Bootstrap Capacitor For Upper MOSFET
15, 16	S ₁	Highside MOSFET Source

TIMING DIAGRAM




FIGURE 2. Δt_{1-2}




FIGURE 3. Δt_{2-1}

SWITCHING TEST SETUP






FIGURE 4.

TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)


On-Resistance vs. Gate-to-Source Voltage (Q₁)




On-Resistance vs. Gate-to-Source Voltage (Q₂)




Output Capacitance vs. Drain Voltage (Q₁)




Output Capacitance vs. Drain Voltage (Q₂)



On-Resistance vs. Junction Temperature




Input V_{IH} vs. Junction Temperature






TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)


Input Current vs. Junction Temperature




Source-Drain Diode Forward Voltage




Single Pulse Power, Junction-to-Foot (Q_1)




Single Pulse Power, Junction-to-Ambient (Q_1)



Single Pulse Power, Junction-to-Foot (Q_2)




Single Pulse Power, Junction-to-Ambient (Q_2)




TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)


Normalized Thermal Transient Impedance, Junction-to-Ambient (Q_1)



Normalized Thermal Transient Impedance, Junction-to-Foot (Q_1)




Normalized Thermal Transient Impedance, Junction-to-Ambient (Q_2)





TYPICAL CHARACTERISTICS (25 °C UNLESS NOTED)





Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.