

# Low-Voltage, Low R<sub>ON</sub>, Dual DPDT Analog Switch

### DESCRIPTION

The DG2017 is a dual DPDT (double-pole/double-throw), optimized for high performance analog switching, and specifically designed to benefit portable audio applications.

One pair of double-throw switches is sub 1  $\Omega$  for low impedance speaker performance while the second pair of double-throw switches is suitable for microphone applications.

With the DPDT configuration, the DG2017 provides the flexibility for stereo-single-end or differential BTL output structures with a fully integrated differential microphone switching solution.

The DG2017 is an integrated monolithic device in a QFN-16 (4 mm x 4 mm) package that provides a space saving solution over the use of multiple single SPDT devices as well as providing the advantage of on-resistance flatness and matching that single SPDT devices cannot offer.

The DG2017 provides low charge injection (2 pC), fast switching time ( $t_{ON}$  and  $t_{OFF}$  less than 100 ns), excellent Off-Isolation and Crosstalk (- 70 dB at 100 kHz). During operation, continuous current through any or all switches is rated at ± 200 mA, ideal for portable audio applications.

Built on Vishay Siliconix's low voltage CMOS process, the DG2017 contains an epitaxial layer that prevents latchup. Break-before-make is guaranteed. When on, each switch conducts equally well in both directions, and block up to the power supply level when off.

QFN-16 (4 x 4)

### FEATURES

- Low voltage operation (2 V to 5.5 V)
- Low on-resistance at 2.7 V  $R_{ON}$ : SW<sub>1</sub>, SW<sub>2</sub> - 3.2  $\Omega$ SW<sub>3</sub>, SW<sub>4</sub> - 0.64  $\Omega$
- Fast switching:  $t_{ON} = 46 \text{ ns}$  $t_{OFF} = 21 \text{ ns}$
- QFN-16 (4 mm x 4 mm) package
- Material categorization: For definitions of compliance please see <u>www.vishay.com/doc?99912</u>


### BENEFITS

- Space saving solution
- Low power consumption
- Guaranteed low voltage operation
- Low voltage logic compatible

### **APPLICATIONS**

- Cellular Phones
- Integrated Speaker Switching
- Audio and Video Signal Routing
- PCMCIA Cards
- Battery Operated Systems

### FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



TRUTH TABLE					
Logic	NC1, 2, 3 and 4	NO1, 2, 3 and 4			
0	ON	OFF			
1	OFF	ON			

ORDERING INFORMATION					
Temp Range	Package	Part Number			
- 40 °C to 85 °C	16-pin QFN (4 x 4 mm) (Variation 1)	DG2017DN-T1-E4			



 Document Number: 72228
 For technical questions, contact: pmostechsupport@vishay.com
 www.vishay.com

 \$13-1286-Rev. C, 27-May-13
 1

This document is subject to change without notice. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000



ABSOLUTE MAXIMUM RATI	NGS (T <sub>A</sub> = 25 °C, unless otherwise	e noted)			
Parameter		Limit	Unit		
Reference V+ to GND		- 0.3 to + 6	N		
IN, COM, NC, NO <sup>a</sup>		- 0.3 to (V+ + 0.3)	V		
Current (Any terminal except NO, NC or C	30				
Continuous Current (NO, NC, or COM)		± 200	mA		
Peak Current (Pulsed at 1 ms, 10 % duty cycle)		± 300	7		
Storage Temperature (D Suffix)		- 65 to 150	℃		
Package Solder Reflow Conditions <sup>d</sup>	16-pin QFN (4 mm x 4 mm)	240			
Power Dissipation (Packages) <sup>b</sup>	QFN-16 (4 mm x 4 mm)	1880	mW		

Notes:

a. Signals on NC, NO, or COM or IN exceeding V+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings. b. All leads welded or soldered to PC Board.

c. Derate 23.5 mW/°C above 70 °C.

d. Manual soldering with iron is not recommended for leadless components. The QFN is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper lip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.

Parameter	Symbol	Test Conditions Otherwise Unless Specified V+ = 3 V, $\pm$ 10 %, V <sub>IN</sub> = 0.4 V or 1.6 V <sup>e</sup>	Temp. <sup>a</sup>	Limits - 40 °C to 85 °C			
				Min. <sup>b</sup>	Typ. <sup>c</sup>	Max. <sup>b</sup>	Unit
Analog Switch	•					•	
Analog Signal Range <sup>d</sup>	V <sub>NO</sub> , V <sub>NC</sub> V <sub>COM</sub>		Full	0		V+	V
DC Characteristics	•						
On-Resistance	R <sub>ON</sub> (SW <sub>1</sub> , SW <sub>2</sub> )	V+ = 2.7 V, V <sub>COM</sub> = 0.2 V/1.5 V, I <sub>NO</sub> , I <sub>NC</sub> = 10 mA	Room Full		3.2	3.7 4.3	
	R <sub>ON</sub> (SW <sub>3</sub> , SW <sub>4</sub> )	V+ = 2.7 V, V <sub>COM</sub> = 0.2 V/1.5 V, I <sub>NO</sub> , I <sub>NC</sub> = 100 mA	Room Full		0.67	1.1 1.2	
R <sub>ON</sub> Flatness <sup>d</sup>	R <sub>ON</sub> (SW <sub>1</sub> , SW <sub>2</sub> )	V+ = 2.7 V, V <sub>COM</sub> = 0.2 V/1.5 V, I <sub>NO</sub> , I <sub>NC</sub> = 10 mA	Room Full		1.4	2	
	R <sub>ON</sub> (SW <sub>3</sub> , SW <sub>4</sub> )	V+ = 2.7 V, V <sub>COM</sub> = 0.2 V/1.5 V, I <sub>NO</sub> , I <sub>NC</sub> = 100 mA	Room Full		0.12	0.3	Ω
R <sub>ON</sub> Match <sup>d</sup>	$\Delta R_{ON}$ (SW <sub>1</sub> , SW <sub>2</sub> )	V+ = 2.7 V, V <sub>COM</sub> = 0.2 V/1.5 V, I <sub>NO</sub> , I <sub>NC</sub> = 10 mA	Room Full			0.3	
	$\Delta R_{ON}$ (SW <sub>3</sub> , SW <sub>4</sub> )	V+ = 2.7 V, V <sub>COM</sub> = 0.2 V/1.5 V, I <sub>NO</sub> , I <sub>NC</sub> = 100 mA	Room Full			0.3	1
Switch Off Leakage Current	I <sub>NO(off)</sub> I <sub>NC(off)</sub>	V+ = 3.3 V V <sub>NO</sub> , V <sub>NC</sub> = 0.3 V/3 V, V <sub>COM</sub> = 0.3 V/3 V	Room Full	- 0.5 5		0.5 5	
	I <sub>COM(off)</sub>		Room Full	- 0.5 5		0.5 5	nA
Channel-On Leakage Current	I <sub>COM(on)</sub>	V+ = 3.3 V, V <sub>NO</sub> = V <sub>NC</sub> , V <sub>COM</sub> = 0.3 V/3 V	Room Full	- 0.5 5		0.5 5	
Digital Control							
Input High Voltage	V <sub>INH</sub>		Full	1.6			V
Input Low Voltage	V <sub>INL</sub>		Full			0.4	
Input Capacitance	C <sub>in</sub>		Full		6		pF
Input Current	I <sub>INL</sub> or I <sub>INH</sub>	V <sub>IN</sub> = 0 V or V+	Full	- 1		1	μA

www.vishay.com 2

Document Number: 72228 S13-1286-Rev. C, 27-May-13



SPECIFICATIONS (V+ = 3 V)							
		Test Conditions Otherwise Unless Specified		Limits - 40 °C to 85 °C			
Parameter	Symbol	V+ = 3 V, $\pm$ 10 %, V <sub>IN</sub> = 0.4 V or 1.6 V <sup>e</sup>	Temp. <sup>a</sup>	Min. <sup>b</sup>	Typ. <sup>c</sup>	Max. <sup>b</sup>	Unit
Dynamic Characteristics			-1	-	i	1	i
Turn-On Time	$^{t_{ON}}_{(SW_1, SW_2)}$	V <sub>NO</sub> or V <sub>NC</sub> = 2 V, R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF (fig. 1, 2)	Room Full		62	85 91	
	$^{t_{ON}}_{(SW_3, SW_4)}$		Room Full		46	74 79	ns
Turn-Off Time	${{t_{ON}}\atop{(SW_1, SW_2)}}$		Room Full		12	35 36	
	t <sub>ON</sub> (SW <sub>3</sub> , SW <sub>4</sub> )		Room Full		21	46 48	
Break-Before-Make Time	$\begin{bmatrix} t_d \\ (SW_1, SW_2) \end{bmatrix}$		Full	5	45		
	$\overset{t_{d}}{(SW_{3}, SW_{4})}$		Full	5	26		
4	$\left( \begin{array}{c} Q_{INJ} \\ (SW_1,  SW_2) \end{array} \right)$	$C_L$ = 1 nF, $V_{GEN}$ = 0 V, $R_{GEN}$ = 0 $\Omega$ (fig. 3)	Room		2		рС
Charge Injection <sup>d</sup>	$\begin{array}{c} Q_{INJ} \ (SW_3,SW_4) \end{array}$				1		
Off-Isolation <sup>d</sup>	OIRR (SW <sub>1</sub> , SW <sub>2</sub> )	R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF, f = 1 MHz (fig. 4)	Room		- 68		dB
On-isolation	OIRR (SW <sub>3</sub> , SW <sub>4</sub> )				- 51		
Crosstalk <sup>d</sup>	X <sub>TALK</sub> (SW <sub>1</sub> , SW <sub>2</sub> )				- 69		
Clossian	X <sub>TALK</sub> (SW <sub>3</sub> , SW <sub>4</sub> )				- 51		
N <sub>O</sub> , N <sub>C</sub> Off Capacitance <sup>d</sup>	$\begin{array}{c} C_{OFF} \ (SW_1,SW_2) \end{array}$	V <sub>IN</sub> = 0 V or V+, f = 1 MHz	Room		12		- pF
	$\begin{array}{c} C_{OFF} \ (SW_3,SW_4) \end{array}$				43		
Channel-On Capacitance <sup>d</sup>	$\begin{array}{c} C_{ON} \\ (SW_1, SW_2) \end{array}$				86		
	C <sub>ON</sub> (SW <sub>3</sub> , SW <sub>4</sub> )				283		
Power Supply							
Power Supply Range	V+			2		5.5	V
Power Supply Current	l+	$V_{OE} = 0 V \text{ or } V+$				1	μA

Notes:

a. Room = 25 °C, full = as determined by the operating suffix.

b. Typical values are for design aid only, not guaranteed nor subject to production testing.

c. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.

d. Guarantee by design, nor subjected to production test.

e. VIN = input voltage to perform proper function.


f. Guaranteed by 5 V leakage testing, not production tested.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


3




## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




 $\rm R_{ON}$  vs.  $\rm V_{COM}$  and Single Supply Voltage




R<sub>ON</sub> vs. Analog Voltage and Temperature






 $\mathbf{R}_{\text{ON}}$  vs.  $\mathbf{V}_{\text{COM}}$  and Single Supply Voltage



R<sub>ON</sub> vs. Analog Voltage and Temperature



Supply Current vs. Input Switching Frequency


Document Number: 72228 S13-1286-Rev. C, 27-May-13


This document is subject to change without notice. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000



# DG2017 Vishay Siliconix

## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)






**Crosstalk vs. Frequency** 

5




## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Switching Threshold vs. Supply Voltage


## **TEST CIRCUITS**



$$V_{OUT} = V_{COM} \left( \frac{R_L}{R_L + R_{ON}} \right)$$




Charge Injection vs. Analog Voltage



Logic "1" = Switch On Logic input waveforms inverted for switches that have the opposite logic sense.





C<sub>L</sub> (includes fixture and stray capacitance)

#### Figure 2. Break-Before-Make Interval

For technical questions, contact: pmostechsupport@vishay.com


Document Number: 72228 S13-1286-Rev. C, 27-May-13


This document is subject to change without notice. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000



DG2017 Vishay Siliconix


### **TEST CIRCUITS**






IN depends on switch configuration: input polarity determined by sense of switch.

#### Figure 3. Charge Injection



#### Figure 4. Off-Isolation








Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="http://www.vishay.com/ppg?72228">www.vishay.com/ppg?72228</a>.



QFN 4x4-16L Case Outline







**VARIATION 1 VARIATION 2** MILLIMETERS(1) MILLIMETERS(1) DIM INCHES INCHES MIN. NOM. MAX. MIN. NOM. MAX. MIN. NOM. MAX. MIN. NOM. MAX. 0.75 0.85 0.95 0.029 0.033 0.037 0.75 0.85 0.95 0.029 0.033 0.037 А 0 -0.05 0 0.002 0 0.05 \_ 0.002 A1 -\_ 0 A3 0.20 ref. 0.008 ref. 0.20 ref. 0.008 ref. b 0.25 0.30 0.35 0.010 0.012 0.014 0.25 0.30 0.35 0.010 0.012 0.014 4.00 BSC D 0.157 BSC 4.00 BSC 0.157 BSC 0.087 0.106 2.1 2.2 0.083 2.6 2.7 0.102 D2 2.0 0.079 2.5 0.098 0.65 BSC 0.026 BSC 0.65 BSC 0.026 BSC е Е 4.00 BSC 0.157 BSC 4.00 BSC 0.157 BSC 0.087 2.1 2.2 0.083 2.7 0.102 0.106 2.6 E2 2.0 0.079 2.5 0.098 0.20 min. 0.008 min 0.20 min. 0.008 min. Κ 0.5 0.7 0.020 0.024 0.028 0.5 0.016 0.020 L 0.6 0.3 0.4 0.012 N<sup>(3)</sup> 16 16 16 16 Nd<sup>(3)</sup> 4 4 4 4 Ne<sup>(3)</sup> 4 4 4 4

#### Notes

<sup>(1)</sup> Use millimeters as the primary measurement.

<sup>(2)</sup> Dimensioning and tolerances conform to ASME Y14.5M. - 1994.

<sup>(3)</sup> N is the number of terminals. Nd and Ne is the number of terminals in each D and E site respectively.

<sup>(4)</sup> Dimensions b applies to plated terminal and is measured between 0.15 mm and 0.30 mm from terminal tip.

<sup>(5)</sup> The pin 1 identifier must be existed on the top surface of the package by using identification mark or other feature of package body.

<sup>(6)</sup> Package warpage max. 0.05 mm.

ECN: S13-0893-Rev. B, 22-Apr-13 DWG: 5890

1

Document Number: 71921

For technical questions, contact: <u>powerictechsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT

ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



Vishay

# Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

© 2025 VISHAY INTERTECHNOLOGY, INC. ALL RIGHTS RESERVED

Revision: 01-Jan-2025

1