


RoHS

Fast Switching MOSFETs With Integrated Driver

PRODUCT SUMMARY							
Input Voltage Range	3.3 to 15 V						
Output Voltage Range	0.5 to 6 V						
Operating Frequency	100 kHz to 1 MHz						
Continuous Output Current	Up to 27 A						
Peak Efficiency	> 94 % at 300 kHz						
Optimized Duty Cycle Ratio	10 %						

PowerPAK® MLF 10 x 10



Ordering Information: SiC714CD10-T1

SiC714CD10-T1-E3 (Lead (Pb)-free) *see page 2 for peak temperature

FEATURES

- Low-side MOSFET control pin for prebias start-up
- Undervoltage Lockout for safe operation
- Internal boostrap diode reduces component count
- Break-Before-Make operation
- Turn-on/Turn-off Capability
- Compatible with any single or multi-phase PWM controller
- Low profile, thermally enhanced PowerPAK® MLF 10 x 10 Package


APPLICATIONS

- DC-to-DC Point-of-Load Converters
 - 3.3 V, 5 V, or 12 V Intermediate BUS
 - Examples
 - 12 V_{IN}/0.8 2.5 V_{OUT}
 - 5 V_{IN}/0.8 1.5 V_{OUT}
- Servers and Computers
- Single and Multi-Phase Conversion

DESCRIPTION

The SiC714CD10 is an integrated solution which contains two PWM-optimized MOSFETs (high side and low side MOSFETs) and a driver IC. Integrating the driver allows better optimization of Power MOSFETs. This minimizes the losses and provides better performance at higher frequency. The SiC714CD10 is packed in Vishay Siliconix's high performance PowerPAK MLF 10 x 10 package. Compact copacking of components helps to reduce stray inductance, and hence increases efficiency.

FUNCTIONAL BLOCK DIAGRAM



^{*} Pb containing terminations are not RoHS compliant, exemptions may apply.

SiC714CD10

Vishay Siliconix



ABSOLUTE MAXIMUM RATINGS T _A = 25 °C, unless otherwise noted								
Parameter	Symbol	Steady State	Unit					
Logic Supply	V _{DD}	7						
Logic Inputs	V _{PWM}	7.3						
Common Switch Node	V _{SW}	30	V					
Drain Voltage	V _{IN}	30						
Bootstrap Voltage	V _{BOOT}	SW + 7						
Maximum Power Dissipation (Measured at 25 °C)	P _D	6	W					
Operating Junction and Storage Temperature Range	T _j , T _{stg}	- 65 to 125	°C					
Soldering Recommendations (Peak Temperature) ^{a, b}		240						

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating/conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS									
Parameter	Symbol	Steady State	Unit						
Drain Voltage	V _{IN}	3.0 to 15							
Logic Supply	V _{DD}	4.5 to 5.5							
Input Logic PWM Voltage	V_{PWM}	5	v						
Bootstrap Capacitor	C _{BOOT}	100 n to 1 μ	F						

THERMAL RESISTANCE RATINGS								
Parameter ^c		Symbol	Typical	Maximum	Unit			
Maximum Junction-to-Case		R_{thJC}	2.1	2.6				
Maximum Junction-to-Ambient (PCB = Copper 25 mm x 25 mm)	Steady State	R _{thJA}	50	75	°C/W			

Notes:

- a. See Reliability Manual for profile. The PowerPAK MLF 10 x 10 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot guaranteed and is not required to ensure adequate bottom side soldering interconnection.
- b. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
- c. Junction-to-case thermal impedance represents the effective thermal impedance of all heat carrying leads in parallel and is intended for use in conjunction with the thermal impedance of the PC board pads to ambient (R_{thJA} = R_{thJC} + R_{thPCB-A}). It can also be used to estimate chip temperature if power dissipation and the lead temperature of heat carrying (drain) lead is known.






SPECIFICATIONS									
			Test Conditions Unless Sp	pecified		Limits			
			$T_A = 25 ^{\circ}C$						
Parameter		Symbol	4.5 V < V _{DD} < 5.5 V, 4.5 V < V	_{D1} < 20 V	Min	Typ ^a	Max	Unit	
Controller					1	1	1		
Logic Voltage		V_{DD}			4.5		5.5	V	
Logic Current (Static)		I _{DD(EN)}	$V_{DD} = 4.5 \text{ V}, \text{ SYNC} = \text{H}, \text{ PWM} = \text{I}$			1166		μΑ	
		I _{DD(DIS)}	$V_{DD} = 4.5 \text{ V}, \text{ SYNC} = \text{H}, \text{ PWM} =$	H, SHDN = L		120		μ	
Logic Current (Dynamic)		I _{DD1(DYN)}	$V_{DD} = 5 \text{ V}, f_{clk} = 250 \text{ kH}$	Hz ^c		27.5		mA	
20g.0 Ca.rom (27.1a.mo)		I _{DD2(DYN)}	$V_{DD} = 5 \text{ V}, f_{clk} = 0.7 \text{ MH}$	Hz ^c		59.5		ША	
Logic Input									
Logic Input (VPWM)	High	V_{PWMH}	V _{DD} = 5 V, SYNC = H, SHI	<u> </u>	2.5				
Logic input (VF VVIVI)	Low	V_{PWML}	V _{DD} = 3 V, 311VO = 11, 311L	JIN = 11			1.35	v	
Logic Input Voltage (V _{SYNC})		V _{SYNC}	$V_{DD} = 5 \text{ V, PMW} = \text{H, } \overline{\text{SHC}}$		2.0		V		
Logic Input Voltage (V _{SHDN})		V _{SHDN}	$V_{DD} = 5 \text{ V}, \text{ PMW} = \text{H}, \text{ SYN}$		2.0				
Input Voltage Hysteresis (PW	M)	V_{HYS}			400		mV		
Lasia lasa t Ourmant		I _{SHDN}	V _{DD} = 5.5 V, SHDN = 0 V			117			
Logic Input Current		I _{PWM}	$V_{DD} = 5.5 \text{ V}, PMW = 5.$		120		μΑ		
Protection									
Break-Before-Make Reference	е	V_{BBM}	$V_{DD} = 5.5 V$			2.4			
Under-Voltage Lockout		V _{UVLO}	V _{DD} = 5 V, SYNC = H, SHDN = H		3.5	4	4.25	V	
Under-Voltage Lockout Hyste	resis	V _H				0.4			
MOSFETs									
Drain-Source Voltage		V_{DS}	$I_{D} = 250 \mu A$	I _D = 250 μA		22		V	
Drain-Source On-State		r _{DS(on)1}	$V_{DD} = 5 \text{ V}, I_{D} = 10 \text{ A}$	High-Side		10.2	12.75	mΩ	
Resistance ^a		r _{DS(on)2}	$T_A = 25 ^{\circ}C$	Low-Side		3	3.6	11122	
Diode Forward Voltage ^a		V _{SD1}	I _S = 2 A, V _{GS} = 0 V	High-Side		0.7	1.1	V	
Diode Forward Voltage*		V_{SD2}	I _S = 2 A, V _{GS} = 0 V			0.67	1.1	v	
Dynamic ^{b, c}									
Turn On Delay Time		t _{d(on)}	50 % - 50 % ^c			66		ns	
Turn Off Delay Time		t _{d(off)}	50 % - 50 %°			32		113	


- a. Pulse test; pulse width \leq 300 μ s, duty cycle \leq 2 %. b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- c. Using application board SiDB766707.


VISHAY.

TIMING DIAGRAM



APPLICATION INFORMATION (25 °C, unless noted, LFM = 0)









Figure 4. Total Loss 12 V_{IN}/1.3 V_{OUT}

Notes:

a. Experimental results using an evaluation board with a specific set of operating conditions.





TRUTH TABLE				
SHDN	SYNC	PWM	HS MOSFET	LS MOSFET
L	X	X	OFF	OFF
Н	L	L	OFF	OFF
Н	L	Н	ON	OFF
Н	Н	L	OFF	ON
Н	Н	Н	ON	OFF

PIN DESCRIPTION	PIN DESCRIPTION								
Pin Number	Symbol	Description							
1 - 9, 62 - 68	V _{IN}	Input-Voltage (High-Side MOSFET Drain)							
10, 13, 16 - 18, 20, 22, 25,	NC	No Connect							
11, 24		Control Ground. Should be connected to PGND externally							
11, 24	CGND	Contol Ground. Should be connected to PGND externally							
12, 14	C _{BOOT}	Connection pin for Bootstrap Capacitor for Upper MOSFET							
15, 19, 21	V_{DD}	Logic Supply Voltage - decoupling to GND with a CAP is strongly recommended							
23	PMW	Pulse Width Modulation (PWM) Signal Input							
27	SYNC	Disable Low-Side MOSFET Drive							
28	SHDN	Disable All Functions (Active Low)							
35 - 51	PGND	Power Ground (Low-Side MOSFET Source)							
26, 52 - 60	SW	Connection Pin for Output Inductor (High-Side MOSFET Source/Low-Side MOSFET Drain)							

SiC714CD10

Vishay Siliconix



DEVICE OPERATION

Pulse Width Modulator (PWM)

This is a CMOS compatible logic input that receives the drive signals from the controller circuit. The PWM signal drives the buck switch.

Break-Before-Make (BBM)

The SiC714CD10 has an intrenal break-before-make function to ensure that both high-side and low-side MOSFETs are not turned on the same time. The low-side MOSFET will not turn on until the high-side gate drive voltage is less than V_{BBM} , thus ensuring that the high-side MOSFET is turned off. This parameter is not user adjustable.

SHDN

CMOS logic signal. In the low state, the \overline{SHDN} disables both high-side and low-side MOSFET's.

Capacitor to Boot Input (CBOOT)

Connected to V_{DD} by an internal diode via the C_{BOOT} pin, the boot capacitor is used to sustain rail for the high-side MOS-FET gate drive circuit.

Under Voltage Lockout (UVLO)

During the start up cycle, the UVLO disables the gate drive holding high-side and low-side MOSFET's low until the input voltage rail has reached a point at which the logic circuitry can be safely activated. The UVLO is not user adjustable.

SYNC Pin for Pre-Bias Start-Up

The low side MOSFET can be individually enable or disabled by using the SYNC pin. In the low state (SYNC = low), the low-side MOSFET is turned off. In the high state, the low-side MOSFET is enabled and follows the PWM input signal (see timing diagram, Figure 2). SYNC is a CMOS compatible logic input and is used for a pre-biased output voltage.

Voltage Input (V_{IN})

This is the power input to the drain of the high-side Power MOSFET. This pin is connected to the high power intermediate BUS rail.

Switch Node (SW)

The Switch node is the circuit PWM regulated output. This is the output applied to the filter circuit to deliver the regulated high output for the buck converter.

Power Ground (PGND)

This is the output connection from the source of the low-side MOSFET. This output is the ground return loop for the power rail. It should be externally connected to CGND.

Control Ground (CGND)

This is the control voltage return path for the driver and logic input circuitry to the SiC714CD9. This should externally connected to PGND.

APPLICATION CIRCUIT

Power Up Sequence: The presence of V_{DD} prior to applying the V_{IN} and PWM is recommended to ensure a safe turn on

Power Down Sequence:

The sequence should be reverse of the on sequence, turn off the $V_{\rm IN}$ before turning off the $V_{\rm DD}$.





Figure 7.

The SiC711CD10 has a built-in delay time that is optimized for the MOSFET pair. When the PWM signal goes low, the high-side driver will turn off, after circuit delay (t_{doff}), and the output will start to ramp down, (t_{f}). After a further delay, the low-side driver turns on.

When the PWM goes high, the low-side driver turns off, (t_{don}) . As the body diode starts to conduct, the high-side MOSFET turns on after a short dalay. The delay is minimized to limit body diode conduction. The output then ramps up, (t_r) .



TYPICAL APPLICATION




may be manufactured at one of according languages.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?73569.



PowerPAK® MLF 10×10



	EXPOSED PAD VARIATIONS (Millimeters)																			
	D2		E2			D3 E3 D4		D3			E4			D5						
Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	Min	Nom	Max
7.95	8.10	8.25	7.95	8.10	8.25	3.15	3.30	3.45	4.15	4.30	4.45	3.15	3.30	3.45	3.25	3.40	3.55	4.25	4.40	4.55
	EXPOSED PAD VARIATIONS (Inches)																			
	D2			E2			D3			E3			D4			E4			D5	

0.169

Max

Min

0.124

Nom

0.130

Max

Min

0.128

0.134

Max

Min

Max

0.179

NOTES:

Max

0.325

Min

Nom

Nom

0.319

Min

0.313

1. Die thickness allowable is 0.305-maximum (0.12-inches maximum)

Min

0.124

0.130

2. Dimensioning and tolerancing conform to ASME Y14.5M-1994.

Max

0.325

- 3. N is the total number of terminals. Pad from measuring, Nd is the number of terminals in the X-direction and Ne is the number of terminals in the Y-direction.
- 4. Dimension b applies to plated terminal and is measured between 0.20 mm and 0.25 mm from the terminal tip.

Max

0.136

Min

0.163

- 5. The pin #1 identifier must exist on the top surface of the package. The identifier may be an indentation mark or othe feature of the package body.
- 6. Exact shape and size of this feature is optional.
- 7. Millimeters will govern.
- 8. Package warpage maximum is 0.08 mm.
- 9. Applied for exposed pad and terminals exclude embedding part of exposed.

10. Applied only for terminals.

 Document Number:
 73280
 www.vishay.com

 14-Feb-05
 1 of 2

Package Information

Vishay Siliconix

PowerPAK® MLF 10×10



	DIMENSIONS										
	МІ										
Dim	Min	Min Nom Max		Nom Max Min Nom			Max	NOTE			
Α	_	0.85	0.90	_	0.033	0.035					
A1	0.00	0.01	0.05	0.000	_	0.002	10				
A2	_	0.65	0.80	_	0.026	0.031					
A3		0.20 REF			0.008 REF						
b	0.18	0.23	0.30	0.007	0.009	0.012	4				
D		10.00 BSC			0.394 BSC						
D1		9.75 BSC			0.384 BSC						
е		0.50 BSC			0.020 BSC						
E		10.00 BSC			0.394 BSC						
E1		9.75 BSC			0.384 BSC						
L	0.50	0.60	0.75	0.020	0.024	0.030					
N		68			68		3				
Nd		17			17		3				
Ne		17			17		3				
Р	0.24	0.42	0.60	0.009	0.017	0.024					
θ	_	_	12°	_	_	12°					

^{*} Use millimeters as the primary measurement.

ECN: T-04698—Rev. A, 14-Feb-05 DWG: 5944

www.vishay.com Document Number: 73280 14-Feb-05



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.