Synchronous Rectifier Driver with Power Up/Down Control, Output OVP, Error Amplifier and Precision Reference

DESCRIPTION
The SiP11203/SiP11204 provide the secondary side error amplifier, reference voltage and synchronous rectifier drivers for isolated converter topologies. Both ICs are capable of being powered via conventional bias supplies (output inductor winding or power transformer winding), or from a pulse transformer supplying the gate timing signals, and both parts generate a regulated supply for powering the error amplifier and control circuitry. During power-up the SiP11203/SiP11204 ensure that the synchronous rectifiers are held off until the supply voltages are adequate to guarantee effective operation of the driver circuits. During the soft-start interval, a gradual ramp-up of the synchronous rectifier conduction time is provided. Both ICs also allow control of the discharge rate of the synchronous rectifier driver outputs during power-down. The SiP11203 and SiP11204 are available in a Pb-free MLP44-16 package and are rated to handle the industrial ambient temperature range of -40 to 85 °C.

FEATURES
- High Current synchronous rectifier drivers - 2.2 A source and 4 A sink
- Driver switching synchronized with primary controller
- Full output control during power-up and power-down
- 5.5 V to 13 V operating voltage range
- 1.225 V on board bandgap voltage reference
- Can be powered from the pulse transformer supplying synchronous rectifier timing signals
- On-chip ground-sensing error amplifier
- Programmable rising edge delay
- Output over-voltage protection (OVP)
  - SiP11203 turns synchronous rectifiers on
  - SiP11204 turns synchronous rectifiers off
- Secondary-side companion chip for the Si9122 Half-Bridge Controller IC

APPLICATIONS
- High efficiency DC-DC Converter Modules and Bricks
- Telecom and Server Power Supplies
- High Efficiency Intermediate Bus Converters (IBC)
- Half-bridge, full-bridge, or push-pull primary DC-DC topologies
- Center-tapped or current-doubler secondary configurations

TYPICAL APPLICATION CIRCUIT

![Typical Application Circuit Diagram]
## ABSOLUTE MAXIMUM RATINGS

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Limit</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{IN}, I_{NA}, I_{NB} )</td>
<td>15</td>
<td>V</td>
</tr>
<tr>
<td>( V_{REF}, ) Linear Inputs</td>
<td>- 0.3 to ( V_L + 0.3 )</td>
<td></td>
</tr>
<tr>
<td>Storage Temperature</td>
<td>- 65 to + 160</td>
<td>°C</td>
</tr>
<tr>
<td>Junction Temperature</td>
<td>- 40 to + 125</td>
<td>°C</td>
</tr>
<tr>
<td>Package Thermal Impedance (( R_{TH JA} ))</td>
<td>16 Pin 44MLP</td>
<td>47</td>
</tr>
<tr>
<td>Package Power Dissipation (package)( a )</td>
<td>745</td>
<td>mW</td>
</tr>
</tbody>
</table>

Notes:

a. Device mounted with all leads soldered to printed circuit board.

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## RECOMMENDED OPERATING RANGE

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Limit</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_{IN} )</td>
<td>5.5 to 13</td>
<td>V</td>
</tr>
<tr>
<td>( C_{VIN} )</td>
<td>1</td>
<td>µF</td>
</tr>
<tr>
<td>( C_{VL} )</td>
<td>1</td>
<td>µF</td>
</tr>
<tr>
<td>( C_{REF} )</td>
<td>0.1</td>
<td></td>
</tr>
<tr>
<td>Linear Inputs (EA+, EA-, OVPIN( _N ))</td>
<td>0 to ( V_L )</td>
<td></td>
</tr>
<tr>
<td>Error Amplifier Output Voltage</td>
<td>0 to 3.5</td>
<td>V</td>
</tr>
<tr>
<td>Logic Inputs (IN( _A ), IN( _B ))</td>
<td>0 to 13</td>
<td></td>
</tr>
<tr>
<td>Reference voltage output current</td>
<td>10</td>
<td>µA</td>
</tr>
<tr>
<td>( R_{PD} )</td>
<td>&gt; 15</td>
<td>kΩ</td>
</tr>
<tr>
<td>( C_{PD} )</td>
<td>1 to 10</td>
<td>nF</td>
</tr>
</tbody>
</table>

## SPECIFICATIONS

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Test Conditions Unless Otherwise Specified</th>
<th>Limits</th>
<th>Min.( a )</th>
<th>Typ.( b )</th>
<th>Max.( a )</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>( V_L ) Output Voltage</td>
<td>( V_L )</td>
<td>Output disabled (Note e)</td>
<td>4.75</td>
<td>5</td>
<td>5.25</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_L ) Temperature Coefficient</td>
<td>( V_{L LNR} )</td>
<td>( I_L = 0 ) mA</td>
<td>160</td>
<td></td>
<td></td>
<td>µV/°C</td>
<td></td>
</tr>
<tr>
<td>( V_L ) Line Regulation</td>
<td>( V_{L LDR} )</td>
<td>( I_L = 0 ) mA to 3.3 mA, ( V_{IN} = 5.5 ) V</td>
<td>1.2</td>
<td>10</td>
<td></td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>( V_L ) Supply PSRR</td>
<td>( V_{L PSRR} )</td>
<td>( f_{TEST} = 100 ) Hz, (Note c)</td>
<td>70</td>
<td></td>
<td></td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>Supply Current</td>
<td>( I_{IN} )</td>
<td>( V_{IN} = 5.5 ) V, ( C_{LOAD(A)} = C_{LOAD(B)} = 6 ) nF (Note c, d)</td>
<td>12</td>
<td></td>
<td></td>
<td>mA</td>
<td></td>
</tr>
<tr>
<td>Quiescent Current</td>
<td>( I_Q )</td>
<td>Device switching disabled (Note e)</td>
<td>3.5</td>
<td>4.5</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Start-up Current Capability</td>
<td>( I_{STARTUP} )</td>
<td>Current sourced from ( V_{IN} ) to ( V_L ), ( V_L = 0 ) V</td>
<td>35</td>
<td>45</td>
<td>55</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Reference Voltages</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>( V_{REF} ) Voltage</td>
<td>( V_{REF} )</td>
<td>( I_{REF2} = 0 ) mA, ( T_A = 25 ) °C</td>
<td>1.212</td>
<td>1.225</td>
<td>1.238</td>
<td>V</td>
<td></td>
</tr>
<tr>
<td>( V_{REF} ) Temperature Coefficient</td>
<td>( V_{TC2} )</td>
<td>( I_{REF2} = 0 ) mA</td>
<td>1.188</td>
<td>1.225</td>
<td>1.262</td>
<td>µV/°C</td>
<td></td>
</tr>
<tr>
<td>( V_{REF} ) Load Regulation</td>
<td>( V_{REF LDR} )</td>
<td>( V_{IN} = 5.5 ) V, ( I_{REF} = 0 ) to 10 µA</td>
<td>1.5</td>
<td>2.5</td>
<td>2.5</td>
<td>mV</td>
<td></td>
</tr>
<tr>
<td>( V_{REF} ) PSRR</td>
<td>( V_{REF PSRR} )</td>
<td>( f_{TEST} = 100 ) Hz, (Note c)</td>
<td>60</td>
<td></td>
<td></td>
<td>dB</td>
<td></td>
</tr>
<tr>
<td>Internal Buffered Reference Voltage</td>
<td>( V_{REF INT} )</td>
<td>( V_{IN} = 5.5 ), measured at ( R_{PD} ) pin</td>
<td>2.320</td>
<td>2.5</td>
<td>2.570</td>
<td>V</td>
<td></td>
</tr>
</tbody>
</table>
### SPECIFICATIONS

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Test Conditions</th>
<th>Limits</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Logic Inputs - IN A and IN B</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Input High</td>
<td>( V_{IH} )</td>
<td>Rising</td>
<td>4</td>
<td>2.5</td>
</tr>
<tr>
<td>Input Low</td>
<td>( V_{IL} )</td>
<td>Falling</td>
<td>2.1</td>
<td>1</td>
</tr>
<tr>
<td>Input Resistance</td>
<td>( R_{IN} )</td>
<td>( V_{IN} = 13 ) V, 13 V at INA and/or INB</td>
<td>3</td>
<td>3.8</td>
</tr>
<tr>
<td>Input Frequency Range (INA and INB)</td>
<td>( f_{IN} )</td>
<td>(Note c)</td>
<td>100</td>
<td>500</td>
</tr>
<tr>
<td>Error Amplifier - DC Electrical Characteristics</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Voltage Gain</td>
<td>( A_{V} )</td>
<td>( 20 \log (\Delta V_{OUT}/\Delta V_{OS}) ) for ( V_{OUT} = 0.5 ) V to 3 V</td>
<td>65</td>
<td>70</td>
</tr>
<tr>
<td>Common Mode Rejection Ratio</td>
<td>CMRR</td>
<td>Input CMR = 0 V to 3.5 V</td>
<td>60</td>
<td>65</td>
</tr>
<tr>
<td>Input Offset Voltage</td>
<td>( V_{OS} )</td>
<td>( V_{CM} = 1.225 ) V, ( R_{LOAD} = 10 ) kΩ to ( V_{CM} )</td>
<td>± 3</td>
<td>± 15</td>
</tr>
<tr>
<td>Temperature Coefficient</td>
<td>TC3</td>
<td>(Note c)</td>
<td>30</td>
<td></td>
</tr>
<tr>
<td>Input Bias Current</td>
<td>( I_{BIAS} )</td>
<td>( V_{CM} = 1.225 ) V</td>
<td>2</td>
<td>10</td>
</tr>
<tr>
<td>Input Offset Current</td>
<td>( I_{IOS} )</td>
<td>( (I_{EA^+}) - (I_{EA^-}) )</td>
<td>± 0.3</td>
<td></td>
</tr>
<tr>
<td>Output Voltage</td>
<td>( V_{OL} )</td>
<td>Output sinking 0.8 mA</td>
<td>225</td>
<td>400</td>
</tr>
<tr>
<td></td>
<td>( V_{OH} )</td>
<td>Output sourcing 0.8 mA</td>
<td>3</td>
<td>3.45</td>
</tr>
<tr>
<td>Output Current</td>
<td>( I_{OH} )</td>
<td>Sourcing, ( E_{AOUT} = 1 ) V, ( E_{A+} ) overdrive = 500 mV</td>
<td>3.5</td>
<td>4.7</td>
</tr>
<tr>
<td></td>
<td>( I_{OL} )</td>
<td>Sinking, ( E_{AOUT} = 2.5 ) V, ( E_{A+} ) overdrive = 500 mV</td>
<td>0.8</td>
<td>1.3</td>
</tr>
<tr>
<td>Error Amplifier - AC Electrical Characteristics</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Gain-Bandwidth Product</td>
<td>BW</td>
<td>(Note c)</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>Slew Rate</td>
<td>SR+</td>
<td>Rising, ( R_{LOAD} = 2 ) kΩ 1 nf to Ground</td>
<td>0.75</td>
<td></td>
</tr>
<tr>
<td></td>
<td>SR–</td>
<td>Falling, ( R_{LOAD} = 2 ) kΩ 1 nf to Ground</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td>MOSFET Drivers</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Driver Impedance</td>
<td>( R_{DS(SOURCE)} )</td>
<td>( V_{IN} = 5.5 ) V, ( I_{OUT} = 100 ) mA, ( T_{J} = 25 ) °C</td>
<td>2.3</td>
<td>3.7</td>
</tr>
<tr>
<td>( R_{DS(SINK)} )</td>
<td>( V_{IN} = 7.5 ) V, ( I_{OUT} = 100 ) mA, ( T_{J} = 25 ) °C</td>
<td>1.5</td>
<td>2.4</td>
<td></td>
</tr>
<tr>
<td>Peak Drive Current</td>
<td>( I_{PK(SOURCE)} )</td>
<td>( V_{IN} = 5.5 ) V, ( T_{J} = 25 ) °C</td>
<td>1.2</td>
<td></td>
</tr>
<tr>
<td>( I_{PK(SINK)} )</td>
<td>( V_{IN} = 7.5 ) V, ( T_{J} = 25 ) °C</td>
<td>2.4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( I_{PK(SOURCE)} )</td>
<td>( V_{IN} = 5.5 ) V, ( T_{J} = 25 ) °C</td>
<td>2.2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>( I_{PK(SINK)} )</td>
<td>( V_{IN} = 7.5 ) V, ( T_{J} = 25 ) °C</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Rise Time</td>
<td>( t_{r} )</td>
<td>10 % to 90 %, ( V_{IN} = 5.5 ) V, ( C_{LOAD} = 6 ) nF, (Note c)</td>
<td>45</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>10 % to 90 %, ( V_{IN} = 7.5 ) V, ( C_{LOAD} = 6 ) nF, (Note c)</td>
<td>42</td>
<td></td>
</tr>
<tr>
<td>Fall Time</td>
<td>( t_{f} )</td>
<td>90 % to 10 %, ( V_{IN} = 5.5 ) V, ( C_{LOAD} = 6 ) nF, (Note c)</td>
<td>35</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>90 % to 10 %, ( V_{IN} = 7.5 ) V, ( C_{LOAD} = 6 ) nF, (Note c)</td>
<td>32</td>
<td></td>
</tr>
<tr>
<td>IN to OUT Propagation Delay</td>
<td>( t_{pd} )</td>
<td>INA/INB rising to OUTA/OUTB rising, 50 % to 50 % ( V_{IN} = 5.5 ) V ( R_{DEL} ) connected to ( V_{L} ), ( C_{LOAD} = 0 ) nF</td>
<td>20</td>
<td>32</td>
</tr>
<tr>
<td>( t_{pdf} )</td>
<td>INA/INB falling to OUTA/OUTB falling, 50 % to 50 % ( V_{IN} = 5.5 ) V ( R_{DEL} ) connected to ( V_{L} ), ( C_{LOAD} = 0 ) nF</td>
<td>20</td>
<td>34</td>
<td>55</td>
</tr>
<tr>
<td>Additional Rising Edge OUT A/B Delay vs. ( R_{DEL} )</td>
<td>( \Delta_{DELAY} )</td>
<td>( R_{DEL} ) connected to ( V_{L} )</td>
<td>0</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>( R_{DEL} = 25 ) kΩ to GND, ( C_{LOAD} = 0 ) nF, (Note d)</td>
<td>28</td>
<td>38</td>
</tr>
<tr>
<td>Power-down Detection Timeout</td>
<td>( t_{PDDET} )</td>
<td>INA and INB low to OUT A/OUT B low</td>
<td>25</td>
<td></td>
</tr>
<tr>
<td>Power-up Output Hold-off Current</td>
<td>( I_{HOFF} )</td>
<td>No forcing voltage on ( V_{IN} ) or ( V_{L} ), both ( V_{IN} ) and ( V_{L} ) bypassed by 1 µF to GND, INA or INB 5 V, other input = 0 V, force 1 V at active output (A or B)</td>
<td>350</td>
<td>530</td>
</tr>
</tbody>
</table>
SiP11203, SiP11204
Vishay Siliconix

SPECIFICATIONS

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Test Conditions Unless Otherwise Specified</th>
<th>Limits</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>Under Voltage Lockout Section</td>
<td></td>
<td>5.5 V \leq V_{IN} \leq 13 V \hspace{1cm} T_{A} = -40 \degree C to 85 \degree C</td>
<td></td>
<td></td>
</tr>
<tr>
<td>UVLO Threshold (Rising)</td>
<td>\text{UVLO}_{R}</td>
<td>V_{IN} Rising until output transitions on</td>
<td>4.3</td>
<td>4.45</td>
</tr>
<tr>
<td>UVLO Threshold (Falling)</td>
<td>\text{UVLO}_{F}</td>
<td>V_{IN} Falling until output transitions off</td>
<td>2.9</td>
<td>3.05</td>
</tr>
<tr>
<td>UVLO Hysteresis</td>
<td>V_{\text{HYS(UVLO)}} \hspace{1cm} \text{UVLO}<em>{R} - \text{UVLO}</em>{F} \hspace{1cm} I_{L} = 0 \hspace{1cm} \text{mA}</td>
<td>1.25</td>
<td>1.40</td>
<td>1.55</td>
</tr>
<tr>
<td>Output Overvoltage Protection</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Force Outputs On Threshold</td>
<td>\text{OVP}_{R}</td>
<td>Rising voltage on \text{OVP}_{IN} to force OUTA and OUTB high</td>
<td>1.40</td>
<td>1.47</td>
</tr>
<tr>
<td>Resume Normal Operation Threshold</td>
<td>\text{OVP}_{F}</td>
<td>Falling voltage on \text{OVP}_{IN} to allow OUTA and OUTB to go low</td>
<td>1.06</td>
<td>1.13</td>
</tr>
<tr>
<td>Hysteresis</td>
<td>V_{\text{HYS(OVP)}} \hspace{1cm} \text{OVP}<em>{R} - \text{OVP}</em>{F}</td>
<td>0.30</td>
<td>0.35</td>
<td>0.40</td>
</tr>
<tr>
<td>Housekeeping Supply Section</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IC logic enable</td>
<td>\text{CUVLO}_{R}</td>
<td>V_{IN} Rising until current at \hspace{0.5cm} V_{IN} &gt; 1 \hspace{1cm} \hspace{1cm} \text{mA}</td>
<td>3.35</td>
<td>3.55</td>
</tr>
<tr>
<td>IC logic disable</td>
<td>\text{CUVLO}_{F}</td>
<td>V_{IN} Falling until current at \hspace{0.5cm} V_{IN} &lt; 0.25 \hspace{1cm} \hspace{1cm} \text{mA}</td>
<td>2.90</td>
<td>3.05</td>
</tr>
<tr>
<td>Hysteresis</td>
<td>V_{\text{HYS(CUVLO)}} \hspace{1cm} \text{CUVLO}<em>{R} - \text{CUVLO}</em>{F}</td>
<td>0.35</td>
<td>0.50</td>
<td>0.65</td>
</tr>
</tbody>
</table>

Notes:

a. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum and over -40 \degree C to 85 \degree C.
b. Typical values are specified for 25 \degree C operation, and are for design reference only.
c. Not 100 % tested in production. This information is provided for reference only.
d. IN A or IN B switching at 250 kHz, R_{DEL} = 25 \hspace{0.5cm} \text{k}\Omega to ground.
e. \hspace{0.5cm} \text{IN A = step 5 to 0 \hspace{1cm} \text{V and IN B = 5 \hspace{1cm} \text{V or vice versa, R_{DEL} = 25 \hspace{1cm} \text{k}\Omega to ground, error amplifier configured as voltage follower with EA+ connected to V_{REF}}.}

PIN CONFIGURATION

ORDERING INFORMATION

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Marking</th>
<th>Ambient Temperature Range</th>
</tr>
</thead>
<tbody>
<tr>
<td>SiP11203DLP-T1-E3</td>
<td>11203</td>
<td>-40 \degree C to 85 \degree C</td>
</tr>
<tr>
<td>SiP11204DLP-T1-E3</td>
<td>11204</td>
<td>-40 \degree C to 85 \degree C</td>
</tr>
</tbody>
</table>
**PIN DESCRIPTION**

<table>
<thead>
<tr>
<th>Pin Number</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>INB</td>
<td>Logic input for output driver B</td>
</tr>
<tr>
<td>2</td>
<td>VIN</td>
<td>Input supply voltage</td>
</tr>
<tr>
<td>3</td>
<td>PGND</td>
<td>Power ground</td>
</tr>
<tr>
<td>4</td>
<td>INA</td>
<td>Logic input for output driver A</td>
</tr>
<tr>
<td>5</td>
<td>OUTA</td>
<td>Driver output A</td>
</tr>
<tr>
<td>6</td>
<td>GND</td>
<td>Analog ground (connect GND to the exposed pad of the IC package)</td>
</tr>
<tr>
<td>7</td>
<td>RDEL</td>
<td>Sets output rising edge delay</td>
</tr>
<tr>
<td>8</td>
<td>VL</td>
<td>5 V supply voltage for internal circuitry</td>
</tr>
<tr>
<td>9</td>
<td>EAOUT</td>
<td>Error amplifier output</td>
</tr>
<tr>
<td>10</td>
<td>EA-</td>
<td>Error amplifier inverting input</td>
</tr>
<tr>
<td>11</td>
<td>EA+</td>
<td>Error amplifier non inverting input</td>
</tr>
<tr>
<td>12</td>
<td>OVPIN</td>
<td>Input pin for over voltage detection</td>
</tr>
<tr>
<td>13</td>
<td>VREF</td>
<td>1.225 V reference voltage for converter output voltage regulating setting</td>
</tr>
<tr>
<td>14</td>
<td>CPD</td>
<td>Capacitor value sets power down detection time in conjunction with RPD</td>
</tr>
<tr>
<td>15</td>
<td>RPD</td>
<td>Resistor value sets currents for power down detection timer and for power down discharge of outputs</td>
</tr>
<tr>
<td>16</td>
<td>OUTB</td>
<td>Driver output B</td>
</tr>
</tbody>
</table>

**FUNCTIONAL BLOCK DIAGRAM**

![Functional Block Diagram](image)

Figure 1.
DETAILED OPERATION

SUPPLY VOLTAGE (VIN)
The SiP11203/SiP11204 are designed to operate at an input voltage (VIN) between 5.5 V and 13 V. The synchronous rectifier drivers (OUTA and OUTB) are powered directly from VIN, to facilitate setting the gate drive voltage for the rectifier MOSFETs. Due to the high peak currents available from the SiP11203/SiP11204 outputs, careful attention must be paid to the bypassing of VIN to PGND.

Internal Supply (VL)
In order to provide the internal circuitry of the SiP11203/SiP11204 with a stable supply voltage (VL), the SiP11203/SiP11204 incorporate a linear pre-regulator. Operating from VIN, the pre-regulator provides a fixed VL of 5 V for use by the majority of the chip. VL is regulated by VREFINT, and therefore does not depend upon the voltage at the VREF pin. For proper IC operation, a bypass capacitor on the order of 1µF should be connected between VL and GND. In normal operation, VL is intended to accommodate the internal light load requirements, such as bias networks and the sourcing capability of the error amplifier's output.

Start-up Considerations
The average pre-regulator output current available to charge the VL bypass capacitor, and the value of that capacitor, play an important part in the start-up sequencing of the SiP11203/SiP11204. Until VL reaches the Chip Undervoltage Lockout threshold (CUVLO), the part is held in a low-current standby state. When VL exceeds the CUVLO voltage of 3.55 V, the majority of the on-chip circuitry is enabled, with the exception of the reference voltage buffer and the output drivers (OUTA and OUTB). Finally, when the main Undervoltage Lockout threshold (UVLOR) is reached, which occurs when VL reaches 90 % of its final value, the VREF buffer and the output drivers are enabled. This in turn allows the VREF pin to source current, and the outputs to respond to the INA and INB inputs. See Figure 4, in the Applications Information Section.

The I-V characteristic of the pre-regulator approximates that of a constant current source. With VIN = 7.5 V, the typical IOUT at the VL pin for voltages between 0 V and the final regulated voltage of 5 V is 35 mA.

REFERENCE VOLTAGE (VREF)
The SiP11203/SiP11204 incorporate an internal voltage reference of 2.5 V. This is scaled and buffered to drive the VREF pin at 1.225 V. The accuracy of VREF is ± 1 % at 25 °C, with a temperature coefficient of ± 160 µV/°C, yielding a worst-case accuracy over temperature of ± 3 % (- 40 °C to + 85 °C).

Start-up and Soft-Start Considerations
VREF is held at 0 V until VL has exceeded its UVLOR threshold. This allows a soft-start function to be implemented by controlling the rate of rise of voltage on the VREF pin, which in turn causes a gradual rise in the target voltage of the error amplifier and its associated voltage control loop. See Figure 4, in the Applications Information Section. The charging rate (dV/dt) of VREF is user-settable by choice of VREF bypass capacitor value. The I-V characteristic of the reference output approximates that of a constant current source, with the typical IOUT at the VREF pin for voltages between 0 V and the final regulated voltage of 1.225 V being 410 µA. See the graph “VREF Start-up.”

ERROR AMPLIFIER
The error amplifier is biased from the internal 5 V supply (VL). The input common mode range extends down to ground and up to 3.5 V. The output stage can source in excess of 4 mA and can sink 1 mA. The output stage is comprised of a class-A source follower working into a 1 mA pull down (current sink), and is designed to drive light loads such as an optocoupler and the series resistor. The output source current IOH is limited by an internal 500 Ω resistor, to protect the output in the event of a short to GND. When sourcing current in excess of 1 mA, the voltage drop across this resistor should be taken into account (see graph of VOH vs. ILOAD). The 1 MHz amplifier has 75 degrees of phase margin, and a large signal slew rate is (1 V/µs) in a unitygain configuration. The input offset voltage is typically 3 mV at 25 °C, and the offset voltage temperature coefficient is typically 30 uV/°C. Due to its CMOS inputs, the amplifier has low input bias and offset currents. Both amplifier inputs as well as the output are accessible, to facilitate meeting the compensation requirements of specific applications. Note that the error amplifier output is clamped low until the VL voltage has increased past the CUVLOR voltage level.
MOSFET RECTIFIER DRIVERS

Start-Up
At converter start-up, $V_L$ will typically be at or near 0 V. Until such time as the UVLO threshold is exceeded, the main synchronous rectifier drivers are disabled, as the supply voltage for the IC may be insufficient to ensure that the output drivers will fully respond to input commands. Without precautionary measures, capacitive coupling between the drains and gates of the synchronous rectifiers could cause spurious conduction in the rectifiers. To prevent this, special hold-off MOSFETs are switched in until the main drivers are enabled. These internal hold-off MOSFETs, which connect from OUTA to PGND and OUTB to PGND, can typically conduct in excess of 400 mA with 1 V on OUTA or OUTB ($Z_{OUT} \approx 2.5 \Omega$). Once $V_L$ rises above UVLO, the main drivers are enabled and the part assumes its normal mode of operation, with pulses at INA being used to control OUTA and pulses at INB being used to control OUTB. Figure 3 and its related text provide additional details on this topic.

Normal Operation
When enabled, the main driver outputs are non-inverting with respect to the input signal. The drivers are designed to provide the high peak currents (2 - 4 A) required to rapidly charge and discharge the gates of large synchronous rectifier MOSFETs, with a greater turn-off (pull-down) current than turn-on (pull-up) current, to prevent shoot-through in the synchronous rectifiers.

Shut-Down
In the typical application circuit, cessation of primary timing signals at INA and INB would cause both OUTA and OUTB to be pulled high, which at the system level would short-circuit of the converter output to ground via the synchronous rectifiers. To avoid possible negative effects of such an event, the SiP11203/SiP11204 uses a missing-pulses detector to monitor INA and INB and, if necessary, set the main output drivers to a high-impedance state. At the same time that the main drivers are disabled, a pull-down device (current sink) of user-settable value is enabled on each output, to gradually discharge OUTA and OUTB, thereby performing a soft turn-off of the rectifier MOSFETs. The pull-down current is set by the $R_{PD}$ resistor, and is given by the formula $I_{PULL-DOWN} = 500 V/R_{PD}$. Such an event also causes bypass capacitor at the the $V_{REF}$ pin to be discharged, preparing the IC for a voltage-loop soft-start should the primary resume sending timing signals. Further details are given in the Applications Information section.

Synchronous Rectifier Phase-In
With a resistor connected between the $R_{DEL}$ pin and ground, the SiP11203/SiP11204 will increase the low-to-high propagation delay time from INA and INB to OUTA and OUTB by an amount $\Delta T_{DEL}$. This interval is proportional to the resistance used, and inversely proportional to the voltage on $V_{REF}$ ($\Delta T_{DEL} = k \times R_{DEL}/V_{REF}$). As this delay occurs for high-going input transitions only, it constitutes a hold-off time for the synchronous rectifiers. As can be seen, $\Delta T_{DEL}$ decreases as $V_{REF}$ ramps from a low level to its final 1.225 V level at start-up, or following any soft-start event. If $\Delta T_{DEL}$ is set to start at a sufficient value to allow only diode-mode conduction in the rectifier MOSFETs, the result will be a gentle transition from diode-mode operation to fully synchronous rectification, thereby avoiding a sudden change in the average voltage drop seen at the output rectifiers. Conventional operation can be achieved by tying the $R_{DEL}$ pin to $V_L$. The synchronous rectifier phase-in function is explained in more detail in the Applications Information section.

Output Over-voltage Protection: SiP11203 versus SiP11204
For maximum flexibility in the way that the SiP11203/SiP11204 parts react to an output over-voltage event, the input to the over-voltage protect comparator ($OVP_{IN}$) is brought out separately from the error amplifier inputs. Additionally, the outputs of the SiP11203 and the SiP11204 respond differently to an over-voltage: the SiP11203 is designed to rapidly discharge an output bus that is experiencing an over-voltage, while the SiP11204 is designed to avoid sinking current from other supplies feeding the same bus, relying instead upon system-level intervention to provide complete load protection. The $OVP_{IN}$ function is explained in more detail in the Applications Information section.
APPLICATIONS INFORMATION

Powering SiP11203/SiP11204

The SiP11203/SiP11204 has an internal pre-regulator to provide 5 V at $V_L$, which biases many of the internal sub-circuits. This allows the IC to operate from any input voltage within the allowable $V_{IN}$ range. At the same time, $V_{IN}$ provides the supply voltage to the gate driver outputs (OUTA and OUTB) directly. The gate drive level to the synchronous rectifier MOSFETs is determined by $V_{IN}$.

The $V_{IN}$ voltage can be derived using conventional methods, such as an extra winding on the power transformer or on the output inductor. Alternatively, this supply can be derived from the pulse transformer used to transmit synchronous rectifier timing signals from the primary to the secondary, as shown in Figure 2 below. The voltage level on $V_{IN}$ will be determined by the turn ratio of the pulse transformer and the differential voltage between SRL of the Si9122, Si9122A, Si9122E and SRH of the Si9122, Si9122A, Si9122E. Note that this circuit will cause the voltages at INA and INB to be twice that of $V_{IN}$. Therefore it may be necessary to limit the voltage seen by INA and INB in order to avoid exceeding their recommended operating values.

START-UP DRIVER OPERATION

During start-up of the SiP11203/SiP11204, the MOSFET drivers (OUTA and OUTB) are disabled until $V_L$ is at 90% of its final value. To fully prevent any spurious turn-on of the synchronous rectifier MOSFETs, the gates of the MOSFETs are held off during this start up period. Until the main drivers are enabled, the INA and INB drive paths are re-routed, or “swapped,” inside the IC. In conjunction with a dedicated n-channel hold-off MOSFET “inverter” placed in parallel with each main driver, this allows the IC to ground the appropriate synchronous rectifier gate at the necessary time. See Figure 3.

If the first two pulses coming through the pulse transformer are considered, the following sequence of events follows:

- INA goes low, which would normally command the OUTA driver to go low. This would prevent spurious turn-on of the associated synchronous rectifier. However, since the voltage to the IC is below its normal operating level, it cannot be guaranteed that OUTA can in fact go to its necessary state. For this reason, the OUTA and OUTB drivers are disabled while $V_L < UVLO_R$.

- When INA goes low, INB will be driven to a level of $2 \times V_{IN}$. This is due to the way in which the secondary of the pulse transformer is rectified to provide $V_{IN}$. Specifically, this results from the rectifier diodes clamping the secondary’s negative excursions one diode drop below ground (See Figure 2).
• While $V_L$ is below the UVLOR threshold, the IC “swaps” the synchronous rectifier drive paths. This causes the high-going signal on INB to be applied to the gate of an n-channel hold-off MOSFET, which is in parallel with the main OUTA driver. This MOSFET inverts the signal from INB, which causes its drain to be pulled towards ground. This holds OUTA low.

• During the deadtime in which neither INB nor INA is driven high, the voltage on INA and that on INB will be equal to the voltage on $V_{IN}$. Depending upon the exact value of $V_{IN}$, this may or may not result in both OUTA and OUTB being pulled low by their associated inverter MOSFETs.

FUNCTIONAL BLOCK DIAGRAM

START-UP DRIVER OPERATION

Assuming that $V_{IN}$ rises with suitable rapidity to a voltage greater than 5.5 V, the factors controlling the rate of rise of $V_L$ are the external $V_L$ bypass capacitor value and the pre-regulator’s current limit. This gives the following two equations:

- The time from start-up to $CUVLO_R \equiv (4.45 V/35 mA) \times C_{VL}$, and
- The time from start-up to $UVLO_R \equiv (4.45 V/35 mA) \times C_{VL}$.

Once $V_L$ has reached 90% of its final value, the clamp holding $V_{REF}$ at 0 V is released, allowing the voltage on the $V_{REF}$ pin to rise at a rate set by the value of the $V_{REF}$ capacitor. This gives the following equation:

- The time from UVLOR to $V_{REF}$ attaining a voltage of $1.1 V \equiv (1.1 V/410 \mu A) \times C_{VREF}$.

These relationships are shown in Figure 4.
NORMAL DRIVER OPERATION

In normal operation, OUTA responds to INA, and OUTB to INB. The signal path from input to output is non-inverting. The output drivers have high and deliberately asymmetrical current sink and source capabilities (4 A \( I_{\text{SINK}} \), 2.2 A \( I_{\text{SOURCE}} \)). The high currents allow driving large synchronous rectifiers at the switching frequencies found in modern power converters. At the same time, the driver asymmetry enforces a rapid turn-off of the rectifier MOSFETs relative to their turn-on, to avoid rectifier crossconduction, and the low driver impedances to PGND help ensure that the rectifier MOSFETs do not exhibit unwanted turn-on during converter operation. As with most logic circuits, OUTA and OUTB do not exhibit indeterminate output states even the transitions at INA and INB are excessively slow. The solid and sharp driving signals from OUTA and OUTB will ensure the proper function of the rectifier MOSFETs in the final application circuit.

POWER-DOWN DRIVER OPERATION

If the timing pulses from the primary of the DC-DC converter cease, the SiP11203/SiP11204 must assume that the power to the primary of the DC-DC converter has failed. Upon detecting this condition, the part must put the main synchronous rectifier drivers into a “safe” condition, and simultaneously ensure that the rectifier MOSFETs are turned off. A unique feature of the SiP11203/SiP11204 is their ability to turn off the synchronous rectifiers via a controlled excursion through their linear region. This can help to prevent output ringing at turn-off. A missing-pulses detector is provided on the IC to initiate the soft power down. This detector, which is enabled once the \( V_{\text{REF}} \) pin has reached 1.1 V, continually monitors INA and INB for lack of switching activity. An external resistor from \( R_{PD} \) to ground defines a current out of \( C_{PD} \) (\( I = 2.5 \ V/R_{PD} \)), which is used to charge an external capacitor from \( C_{PD} \) to ground. The voltage on \( C_{PD} \) is internally compared to the 2.5 V developed by \( V_{\text{REFINT}} \). Whenever either input goes low, the voltage at \( C_{PD} \) is reset to 0 V. However, if both inputs are high for a period of \( R_{PD} \times C_{PD} \), the voltage at \( C_{PD} \) will exceed the 2.5 V comparison threshold, and the power-down latch will be set (See Figure 6).

- The \( V_{\text{REF}} \) pin bypass capacitor is discharged towards 0 V, to ensure an orderly soft-start cycle when operation resumes,
- The main drivers are forced into a high-impedance state,
- Internal pull-downs (current sinks) from the OUTA and OUTB pins to ground are enabled,
- The pull-down currents on OUTA and OUTB are set by \( R_{PD} \), to allow a “soft” turn-off of the synchronous rectifiers.
POWER-DOWN DRIVER OPERATION (CONT’D)

The internal pull-downs ensure that the synchronous rectifiers are in the off state before the bias supply to the IC has collapsed (See Figure 5). Since these pull-downs have a lower current-sinking capability than the main OUTA and OUTB drivers, they can cause the rectifier MOSFETs to transition from full conduction to the off state via their linear region of operation. This soft turn-off allows the use of the gradually increasing rectifier channel impedances to help damp LC oscillations that might otherwise occur at the converter’s output. The gate pull-down current value, and therefore the interval during which the rectifier MOSFETs are in transition from fully on to fully off, is programmed by the resistor from RPD to ground. This current is given by 

\[ I_{PULL-DOWN} = 200 \times \frac{V_{REFINT}}{R_{PD}} \]

This programmability allows the choice of a gate discharge time which best accommodates the design variables of L_OUT, C_OUT, and synchronous rectifier MOSFET characteristics.

The power-down latch will be reset, and a soft-start cycle will occur, when the logical and of two conditions is true:
- The voltage on the VREF capacitor is 20% (245 mV) of its nominal 1.225 V, and
- The exclusive-or of INA and INB is true, that is, one input is in low while the other is high.

Note that low values of R_PD will increase the main supply current. It is recommended that R_PD be kept \( \geq 15 \, k\Omega \) to prevent excessive power dissipation.

SYNCHRONOUS RECTIFIER PHASE-IN AND RISING EDGE DELAY

The SiP11203/SiP11204 has the ability to “phase in” the synchronous rectifiers at start-up. This causes the rectifier MOSFETs to initially be used as conventional PN (or Schottky) diodes, then as synchronous rectifiers for an increasing percentage of each switching cycle, until finally they are operating completely as synchronous switches. When this feature of the IC is used, the resistance R_DEL, which is connected between the R_DEL pin and ground, determines the time required for the transition from diode-mode operation to fully synchronous rectification.

To achieve this phase-in of the synchronous rectifiers, an internally extended propagation delay (\( \Delta T_{DEL} \)) is introduced between the rising edge of each input (INA or INB) and the rising edge of the corresponding output (OUTA or OUTB). The length of this delay is proportional to R_DEL and inversely proportional to V_REF:

\[ \Delta T_{DEL} \approx \frac{1.5 \, ns \times R_{DEL}}{1 \, k\Omega \times V_{REF}} \]

Therefore \( \Delta T_{DEL} \) decreases throughout the interval during which V_REF is rising (i.e., during the time following converter start-up or a SiP11203/SiP11204 soft-start event). When the phase-in period has ended, the final high-going propagation delay is

\[ T_{DEL(FINAL)} = T_{pd} + T_{DEL(FINAL)} = T_{pd} + [(1.5 \, ns \times R_{DEL})/1 \, k\Omega] \]

as shown in the typical curves.
SYNCHRONOUS RECTIFIER PHASE-IN AND RISING EDGE DELAY (CONT'D)
The three modes of operation experienced during synchronous rectifier phase-in are, in order:

- Some number of converter switching cycles may occur during which $\Delta T_{DEL} \geq 2/f_{CONVERTER}$. During this interval, the synchronous rectifiers are held off for a long enough time that they will act as conventional diodes only. This interval of operation will be some portion of the time it takes for the voltage on the $V_{REF}$ pin to climb to its final 1.225 V value.

- Some number of converter switching cycles will occur during which $2/f_{CONVERTER} > \Delta T_{DEL} > \Delta T_{DEL(FINAL)}$. During this interval, the synchronous rectifiers are held off for a portion of their possible conduction interval, with that percentage decreasing in a 1/x fashion from 100% of their possible conduction time to a percentage set by $R_{DEL}$ and $f_{CONVERTER}$. This interval of operation will be the remainder of the time it takes for the voltage on the $V_{REF}$ pin to climb to its final 1.225 V value.

- When $V_{REF}$ is equal to 1.225 V, normal converter operation occurs, with the synchronous rectifiers being held off for a time $T_{DEL(FINAL)}$. This final delay time can be made equal to the inherent propagation delay of the IC's output drivers, as described below.

The synchronous rectifier phase-in is diagrammed in Figure 7. Connecting $R_{DEL}$ to $V_L$ will completely disable the synchronous rectifier phase-in circuitry. The rectifier MOSFETs will then transition directly from diode-mode full synchronous rectifier operation when the IC's $V_L$ supply exceeds the $UVLO_R$ threshold. The residual rising-edge delay otherwise introduced by $R_{DEL}$ will also be set to zero. (Note: By examination of the above equations, grounding the $R_{DEL}$ pin could be another means of setting $\Delta T_{DEL}$ to zero. Doing so is not recommended in practice as this will cause unnecessary power dissipation in the IC: the supply current will increase by 0.15 mA if $R_{DEL}$ is connected to $V_L$, but by 0.5 mA if this pin is shorted to ground. Also, due to the internal circuitry of the ICs, the propagation delay time is reduced by several nanoseconds when the $R_{DEL}$ pin is connected to $V_L$ as opposed to when it is grounded.)

In some applications it is desirable to make use of the rectifier phase-in feature while eliminating the residual $\Delta T_{DEL}$. To achieve this, the appropriate resistance should be connected from the $R_{DEL}$ pin to ground, and the $R_{DEL}$ pin should be pulled up to $V_L$ using a suitable op-amp or comparator, such as the LMV321M7, once the output voltage of the converter approaches its final value. In such a circuit, $V_{CC}$ for the op-amp or comparator should be obtained from $V_L$ of the SiP11203/SiP11204.

The phase-in of synchronous rectification helps to prevent disturbances in the output voltage at start-up, which could occur due to the differential in output voltage drop which occurs when the rectifier MOSFETs make an abrupt transition from operation as diodes to operation as synchronous rectifiers.

Figure 7. The SiP11203/SiP11204 gate-drive output signals are delayed during phase-in to prevent disturbing the output voltage.
The Figure 8 below shows how the rising edge delay is implemented in conjunction with the Si9122 and allows the effective BBM2 and BBM4 falling delays to be modified independently of rising delays BBM1 and BBM3. For definition of the BBM delays please see the Si9122 datasheet.

**OUTPUT OVER-VOLTAGE PROTECTION**

The SiP11203/SiP11204 provide output over-voltage protection (OVP) by means of a dedicated internal comparator. One input of the OVP comparator is brought out to the OVPIN pin, and the other is returned to an internal reference voltage that is fixed at 120% of the 1.225 V VREF value, or 1.47 V. A voltage in excess of 1.47 V at the OVPIN pin indicates an OVP fault.

The OVP circuitry operates in two different ways, depending upon whether the SiP11203/SiP11204 is in start-up mode, or in normal operation. In this context, start-up mode is defined as device operation during that period for which VREF is less than 90% of its 1.225 V value, or 1.1 V.

**Start-Up Mode:**

If the 1.47 V OVP threshold is exceeded during start-up, the driver outputs OUTA and OUTB are held low until the voltage on the VREF pin has exceeded 1.1 V. The driver outputs are then released to respond to INA and INB.

**Normal Operation Mode:**

If the OVP threshold is exceeded, or remains exceeded, after VREF has reached 1.1 V, the OVP latch will be set. This will cause the driver outputs to be forced high for SiP11203, or forced low for SiP11204. At the same time, an on-chip transistor will discharge the bypass capacitor at the VREF pin towards ground. The OVP latch is reset when the logical and of two conditions:

- The voltage on the VREF pin must be ≤ 20% (245 mV) of its nominal 1.225 V level, to ensure an orderly soft-start cycle when operation resumes, and
- The voltage at the OVPIN pin must be 1.1 V, indicating that the OVP fault has been cleared.

When the OVP latch is reset, the SiP11203/SiP11204 will release their outputs, and return to normal operation via a soft-start cycle.

To prevent spurious activation of the over-voltage function, the over-voltage condition must be present for five switching instances, where a switching instance is defined as activity on either INA or INB. On the fifth switching instance the overvoltage condition is latched. If the over voltage condition disappears the IC will not recognize an over-voltage as being present and the counter will be reset to zero.

Note that the OVPIN threshold voltage is derived from the internal 2.5 V reference voltage VREFINT, which is derived from VIN and therefore is not delayed by the rise time of either VL or VREF.
TYPICAL CHARACTERISTICS

VREF vs. Temperature

VREF (V) vs. Temperature (°C)

VREF = 7.5 V

Vin = 7.5 V

Error Amp VOH vs. IOH

VOH (V) vs. IOH (mA)

VOL vs. Temperature

VOL (V) vs. Temperature (°C)

VIN = 7.5 V

IOH = 3 mA

Supply Current Without Load vs. VIN

IIN (mA) vs. VIN (V)

IIN = 1 MHz

IIN = 500 kHz

IIN = 250 kHz

250 kHz Supply Current vs. CL

IIN (mA) vs. VIN (V)

CL = 6 nF

CL = 3 nF

CL = 0 nF
TYPICAL CHARACTERISTICS

Quiescent Current vs. \(R_{DE}(\Omega)\)

\[ V_{IN} = 7.5 \text{ V} \]
\[ C_{PD} = 10 \text{ nF} \]

Rise Delay vs. \(R_{DE}(\Omega)\)

\[ V_{IN} = 7.5 \text{ V} \]
\[ 1.5 \text{ ns/} \Omega \]

Quiescent Current vs. \(R_{PD}(\Omega)\)

\[ V_{IN} = 7.5 \text{ V} \]
\[ C_{PD} = 10 \text{ nF} \]

Powerdown Timeout vs. \(R_{PD}(\Omega)\)

\[ V_{IN} = 7.5 \text{ V} \]

\[ R_{D(SOURCE)}(\Omega) \text{ vs. Temperature} \]

\[ V_{IN} = 7.5 \text{ V} \]
\[ V_{IN} = 5.5 \text{ V} \]
[Graph showing temperature vs. \(R_{D(SOURCE)}\) for different input voltages]

\[ R_{D(SINK)}(\Omega) \text{ vs. Temperature} \]

\[ V_{IN} = 7.5 \text{ V} \]
\[ V_{IN} = 5.5 \text{ V} \]
\[ V_{IN} = 1.3 \text{ V} \]
[Graph showing temperature vs. \(R_{D(SINK)}\) for different input voltages]
PowerPAK® MLP44-16 (POWER IC ONLY)
JEDEC Part Number: MO-220

Top View

Index Area
(D/2 × E/2)

Exposed Pad

Side View

Seating Plane

Bottom View

Even Terminal/Side

Odd Terminal/Side

Detail A

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B

Datum A or B

Terminal Tip

Terminal Tip

Even Terminal/Side

Odd Terminal/Side

Detail B
NOTES:
2. All dimensions are in millimeters. All angles are in degrees.
3. N is the total number of terminals.
4. The terminal #1 identifier and terminal numbering convention shall conform to JESD 95-1 SPP-012. Details of terminal #1 identifier are optional, but must be located within the zone indicated. The terminal #1 identifier may be either a molded or marked feature. The X and Y dimension will vary according to lead counts.
5. Dimension b applies to metallized terminal and is measured between 0.25 mm and 0.30 mm from the terminal tip.
6. ND and NE refer to the number of terminals on the D and E side respectively.
7. Depopulation is possible in a symmetrical fashion.
8. Variation HHD is shown for illustration only.
9. Coplanarity applies to the exposed heat sink slug as well as the terminals.

<table>
<thead>
<tr>
<th>Dim</th>
<th>MILLIMETERS*</th>
<th>INCHES</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Min</td>
<td>Nom</td>
<td>Max</td>
</tr>
<tr>
<td>A</td>
<td>0.80</td>
<td>0.90</td>
<td>1.00</td>
</tr>
<tr>
<td>A1</td>
<td>0</td>
<td>0.02</td>
<td>0.05</td>
</tr>
<tr>
<td>A3</td>
<td>–</td>
<td>0.20 Ref</td>
<td>–</td>
</tr>
<tr>
<td>AA</td>
<td>–</td>
<td>0.345</td>
<td>–</td>
</tr>
<tr>
<td>aaa</td>
<td>–</td>
<td>0.15</td>
<td>–</td>
</tr>
<tr>
<td>BB</td>
<td>–</td>
<td>0.345</td>
<td>–</td>
</tr>
<tr>
<td>b</td>
<td>0.25</td>
<td>0.30</td>
<td>0.35</td>
</tr>
<tr>
<td>bbb</td>
<td>–</td>
<td>0.10</td>
<td>–</td>
</tr>
<tr>
<td>CC</td>
<td>–</td>
<td>0.18</td>
<td>–</td>
</tr>
<tr>
<td>ccc</td>
<td>–</td>
<td>0.10</td>
<td>–</td>
</tr>
<tr>
<td>D</td>
<td>4.00 BSC</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>D2</td>
<td>2.55</td>
<td>2.7</td>
<td>2.8</td>
</tr>
<tr>
<td>DD</td>
<td>–</td>
<td>0.18</td>
<td>–</td>
</tr>
<tr>
<td>E</td>
<td>4.00 BSC</td>
<td>0.0256 BSC</td>
<td>–</td>
</tr>
<tr>
<td>E2</td>
<td>2.55</td>
<td>2.7</td>
<td>2.8</td>
</tr>
<tr>
<td>e</td>
<td>0.65 BSC</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>L</td>
<td>0.3</td>
<td>0.4</td>
<td>0.5</td>
</tr>
<tr>
<td>N</td>
<td>16</td>
<td>16</td>
<td>–</td>
</tr>
<tr>
<td>ND</td>
<td>–</td>
<td>4</td>
<td>–</td>
</tr>
<tr>
<td>NE</td>
<td>–</td>
<td>4</td>
<td>–</td>
</tr>
<tr>
<td>r</td>
<td>b(min)/2</td>
<td>–</td>
<td>–</td>
</tr>
</tbody>
</table>

* Use millimeters as the primary measurement.

ECN: S-50794—Rev. B, 16-May-05
DWG: 5905
Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertecno, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, “Vishay”), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay’s knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer’s responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer’s technical experts. Product specifications do not expand or otherwise modify Vishay’s terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.