
Si5922DU

www.vishay.com

Vishay Siliconix

Dual N-Channel 30 V (D-S) MOSFET





Marking code: CH


PRODUCT SUMMARY						
V _{DS} (V)	30					
$R_{DS(on)}$ max. (Ω) at V_{GS} = 10 V	0.0192					
$R_{DS(on)}$ max. (Ω) at V_{GS} = 6 V	0.0220					
$R_{DS(on)}$ max. (Ω) at V_{GS} = 4.5 V	0.0245					
Q _g typ. (nC)	4.7					
I _D (A) ^a	6					
Configuration	Dual					

FEATURES

- TrenchFET[®] power MOSFET
- 100 % R_{α} and UIS tested
- New thermally enhanced PowerPAK[®] ChipFET[®] package
 - Small footprint area
 - Low on-resistance
 - Thin 0.8 mm profile
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

APPLICATIONS

DC/DC power supply



ORDERING INFORMATION	
Package	PowerPAK ChipFET
Lead (Pb)-free and halogen-free	Si5922DU-T1-GE3

PARAMETER	SYMBOL	LIMIT	UNIT		
Drain-source voltage		V _{DS}	30	v	
Gate-source voltage		V _{GS}	+20 / -16	v	
Continuous drain current (T _J = 150 °C)	T _C = 25 °C		6 ^a		
	T _C = 70 °C		6 ^a		
	T _A = 25 °C	I _D	6 ^{a, b, c}		
	T _A = 70 °C		6 ^{a, b, c}		
Pulsed drain current (t = 100 µs)		I _{DM}	24	— A	
Operation and a second state of the second state	T _C = 25 °C	1	6 ^a		
Continuous source-drain diode current	T _A = 25 °C	I _S	1.9 ^{b, c}		
Single pulse avalanche current		I _{AS}	10		
Avalanche energy	L = 0.1 mH	E _{AS}	5	mJ	
	T _C = 25 °C		10.4		
Maximum power dissipation	T _C = 70 °C		6.7	w	
	T _A = 25 °C	PD	2.3 ^{b, c}		
	T _A = 70 °C		1.5 ^{b, c}		
Operating junction and storage temperature range		T _J , T _{stg}	-55 to +150	°C	
Soldering recommendations (peak temperature) ^{d, e}			260		

Notes

a. Package limited

b. Surface mounted on 1" x 1" FR4 board

c. t = 5 s

d. See solder profile (<u>www.vishay.com/doc?73257</u>). The PowerPAK ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection

e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components

S22-0374-Rev. B, 25-Apr-2022

1



RoHS COMPLIANT HALOGEN FREE

For technical questions, contact: pmostechsupport@vishay.com THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT

ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishav.com/doc?91000



Vishay Siliconix

THERMAL RESISTANCE RATINGS					
PARAMETER		SYMBOL	TYPICAL	MAXIMUM	UNIT
Maximum junction-to-ambient a, b	t ≤ 5 s	R _{thJA}	43	55	°C/W
Maximum junction-to-case (drain)	Steady state	R _{thJC}	9.5	12	0/11

Notes

a. Surface mounted on 1" x 1" FR4 board

b. Maximum under steady state conditions is 105 °C/W

SPECIFICATIONS (T _J = 25 °C, unless otherwise noted)							
PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT	
Static						<u>.</u>	
Drain-source breakdown voltage	V _{DS}	V _{GS} = 0 V, I _D = 250 μA	30	-	-	V	
V _{DS} temperature coefficient	$\Delta V_{DS}/T_J$	L 050 A	-	14.3	-		
V _{GS(th)} temperature coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μΑ	-	-4.7	-	mV/°C	
Gate-source threshold voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250 μA	1.2	-	2.2	V	
Gate-source leakage	I _{GSS}	V _{DS} = 0 V, V _{GS} = +20 V / -16 V	-	-	± 100	nA	
Zaus auto volta sa dusia sumont		$V_{DS} = 30 \text{ V}, \text{ V}_{GS} = 0 \text{ V}.$	-	-	1		
Zero gate voltage drain current	IDSS	V _{DS} = 30 V, V _{GS} = 0 V, T _J = 55 °C	-	-	10	μA	
On-state drain current ^a	I _{D(on)}	$V_{DS} \ge 5 V$, $V_{GS} = 10 V$	5	-	-	А	
		V _{GS} = 10 V, I _D = 5 A	-	0.0155	0.0192	Ω	
Drain-source on-state resistance ^a	R _{DS(on)}	$V_{GS} = 6 V, I_D = 4 A$	-	0.0170	0.0220		
		$V_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 4 \text{ A}$	-	0.0190	0.0245		
Forward transconductance ^a	g _{fs}	V _{DS} = 10 V, I _D = 5 A	-	22	-	S	
Dynamic ^b				•			
Input capacitance	Ciss		-	765	-	pF	
Output capacitance	C _{oss}	V _{DS} = 15 V, V _{GS} = 0 V, f = 1 MHz	-	225	-		
Reverse transfer capacitance	C _{rss}		-	14	-		
C _{rss} /C _{iss} ratio			-	0.018	0.036	-	
		$V_{DS} = 15 \text{ V}, \text{ V}_{GS} = 10 \text{ V}, \text{ I}_{D} = 5 \text{ A}$		10	15		
Total gate charge	Qg		-	4.7	7.1	nC	
Gate-source charge	Q _{gs}	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 5 \text{ A}$	-	2.2	-		
Gate-drain charge	Q _{gd}		-	0.65	-		
Output charge	Q _{oss}	V _{DS} = 15 V, V _{GS} = 0 V	-	6.5	-		
Gate resistance	R _q	f = 1 MHz	1.3	6.3	12.6	Ω	
Turn-on delay time	t _{d(on)}		-	6	15	-	
Rise time	tr	$V_{DD} = 15 \text{ V}, \text{ R}_{L} = 3 \Omega,$	-	25	50		
Turn-off delay time	t _{d(off)}	$I_D \cong 5 \text{ A}, V_{\text{GEN}} = 10 \text{ V}, \text{ R}_g = 1 \Omega$	-	15	30		
Fall time	t _f		-	10	20		
Turn-on delay time	t _{d(on)}		-	17	35	- ns - -	
Rise time	tr	$V_{DD} = 15 \text{ V}, \text{ R}_{L} = 3 \Omega,$	-	45	90		
Turn-off delay time	t _{d(off)}	$I_D \cong 5 \text{ Å}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$	-	16	30		
Fall time	t _f	-	-	27	50		
Drain-Source Body Diode Characteristi	cs			•			
Continuous source-drain diode current	ا _S	T _C = 25 °C	-	-	6	_	
Pulse diode forward current (t = $100 \ \mu s$)	I _{SM}		-	-	24	A	
Body diode voltage	V _{SD}	I _S = 5 A, V _{GS} = 0 V	-	0.81	1.2	V	
Body diode reverse recovery time	t _{rr}		-	21	40	ns	
Body diode reverse recovery charge	Q _{rr}		-	10	20	nC	
Reverse recovery fall time	ta	$I_F = 5 \text{ A}, \text{ dI/dt} = 100 \text{ A/}\mu\text{s}, \text{T}_J = 25 ^\circ\text{C}$	-	12	-		
Reverse recovery rise time	t _b		-	9	-	ns	

Notes

a. Pulse test; pulse width \leq 300 $\mu s,$ duty cycle \leq 2 % b. Guaranteed by design, not subject to production testing

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


S22-0374-Rev. B, 25-Apr-2022

2




Vishay Siliconix


TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Output Characteristics




On-Resistance vs. Drain Current and Gate Voltage




Gate Charge



Transfer Characteristics



Capacitance



On-Resistance vs. Junction Temperature

S22-0374-Rev. B, 25-Apr-2022

3

Document Number: 76056


For technical questions, contact: <u>pmostechsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>




Si5922DU

Vishay Siliconix


TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage








On-Resistance vs. Gate-to-Source Voltage



Single Pulse Power, Junction-to-Ambient



Safe Operating Area


4



Si5922DU


Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Note

a. The power dissipation P_D is based on T_J (max.) = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit



0.05

Single Pulse

10⁻³

0.02

0.1

S22-0374-Rev. B, 25-Apr-2022

0.01 10-4

6

10-2

Square Wave Pulse Duration (s) Normalized Thermal Transient Impedance, Junction-to-Case


10⁻¹


Document Number: 76056

VISHAY, www.vishay.com

Vishay Siliconix

PowerPAK[®] ChipFET[®] Case Outline









Side view of dual


Side view of single



Detail Z



Backside view of single pad



DIM.		MILLIMETERS		INCHES			
DIN.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
А	0.70	0.75	0.85	0.028	0.030	0.033	
A1	0	-	0.05	0	-	0.002	
b	0.25	0.30	0.35	0.010	0.012	0.014	
С	0.15	0.20	0.25	0.006	0.008	0.010	
D	2.92	3.00	3.08	0.115	0.118	0.121	
D1	1.75	1.87	2.00	0.069	0.074	0.079	
D2	1.07	1.20	1.32	0.042	0.047	0.052	
D3	0.20	0.25	0.30	0.008	0.010	0.012	
E	1.82	1.90	1.98	0.072	0.075	0.078	
E1	1.38	1.50	1.63	0.054	0.059	0.064	
E2	0.92	1.05	1.17	0.036	0.041	0.046	
E3	0.45	0.50	0.55	0.018	0.020	0.022	
е		0.65 BSC	0.026 BSC				
Н	0.15	0.20	0.25	0.006	0.008	0.010	
К	0.25	-	-	0.010	-	-	
K1	0.30	-	-	0.012	-	-	
K2	0.20	-	-	0.008	-	-	
K3	0.20	-	-	0.008	-	-	
L	0.30	0.35	0.40	0.012	0.014	0.016	
C14-0630-Rev. E DWG: 5940	, 21-Jul-14						

Note

• Millimeters will govern

Revision: 21-Jul-14


1 For technical questions, contact: <u>pmostechsupport@vishay.com</u>

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000



Application Note 826 Vishay Siliconix

RECOMMENDED MINIMUM PADS FOR PowerPAK[®] ChipFET[®] Single



Recommended Minimum Pads Dimensions in mm/(Inches)

Return to Index

APPLICATION NOTE



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

© 2024 VISHAY INTERTECHNOLOGY, INC. ALL RIGHTS RESERVED

Revision: 01-Jan-2024