SiSF02DN

RoHS

COMPLIANT


HALOGEN

FREE

www.vishay.com

Vishay Siliconix

Common Drain Dual N-Channel 25 V (S1-S2) MOSFET



Top View

Bottom View


PRODUCT SUMMARY					
V _{S1S2} (V)	25				
$R_{S1S2(on)}$ max. (Ω) at V_{GS} = 10 V	0.0035				
$R_{S1S2(on)}$ max. (Ω) at V_{GS} = 4.5 V	0.0056				
Q _g typ. (nC)	16.9 ^g				
I _{S1S2} (A)	60 ^{a, h}				
Configuration	Common drain				

FEATURES

- TrenchFET[®] Gen IV power MOSFET
- Very low source-to-source on resistance
- Integrated common-drain n-channel MOSFETs in a compact and thermally enhanced package
- 100 % R_g and UIS tested
- Optimizes circuit layout for bi-directional current flow
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

APPLICATIONS

- · Battery protection switch
- Bi-directional switch
- Load switch



ORDERING INFORMATION	
Package	PowerPAK 1212-8SCD
Lead (Pb)-free and halogen-free	SiSF02DN-T1-GE3

ABSOLUTE MAXIMUM RATING	S (T _A = 25 °C, u	Inless otherwis	e noted)		
PARAMETER		SYMBOL	LIMIT	UNIT	
Drain-source voltage		V _{S1S2}	25	V	
Gate-source voltage		V _{GS}	+16 / -12	v	
Continuous drain current (T _J = 150 °C)	T _C = 25 °C		60 ^h		
	T _C = 70 °C	Ι. Γ	60 ^h		
	T _A = 25 °C	I _{S1S2}	30.5 ^{b, c}	А	
	T _A = 70 °C	1	24 ^{b, c}		
Pulsed drain current (t = 100 µs)		I _{S1S2M}	140		
	T _C = 25 °C		69.4		
Manufacture and an align in a time.	T _C = 70 °C		44.4	10/	
Maximum power dissipation	T _A = 25 °C	P _D	5.2 ^{b, c}	W	
	T _A = 70 °C	1	3.3 ^{b, c}		
Operating junction and storage temperature range		T _J , T _{stg}	-55 to +150	°C	
Soldering recommendations (peak temperature) ^c			260		

THERMAL RESISTANCE RATINGS

PARAMETER		SYMBOL	TYPICAL	MAXIMUM	UNIT		
Maximum junction-to-ambient ^b	t ≤ 10 s	R _{thJA}	19	24	°C/W		
Maximum junction-to-case (drain)	Steady state	R _{thJC}	1.4	1.8	0/10		

Notes

a. T_C = 25 °C

b. Surface mounted on 1" x 1" FR4 board

c. t = 10 s

d. See solder profile (<u>www.vishay.com/doc?73257</u>). The PowerPAK 1212-8SCD is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection

e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components

f. Maximum under steady state conditions is 63 °C/W

g. Single MOSFET

h. Package limited

S19-0104-Rev. A, 04-Feb-2019

1

Document Number: 76933

For technical questions, contact: pmostechsupport@vishay.com

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishav.com/doc?91000 www.vishay.com

ISHAY

SiSF02DN Vishay Siliconix

SPECIFICATIONS ($T_J = 25 \text{ °C}$, u	unless other	wise noted)				
PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static						
Drain-source breakdown voltage	V _{DS}	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = 250 \mu\text{A}$	25	-	-	v
Gate-source threshold voltage	V _{GS(th)}	$V_{S1S2} = V_{GS}, I_D = 250 \ \mu A$	1	-	2.3	v
Gate-source leakage	I _{GSS}	$V_{S1S2} = 0 V, V_{GS} = +16 V / -12 V$	-	-	± 100	nA
Zava gata valtaga duain ovurrant		$V_{S1S2} = 25 \text{ V}, V_{GS} = 0 \text{ V}$	-	-	1	
Zero gate voltage drain current	I _{DSS}	$V_{S1S2} = 25 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 70 ^{\circ}\text{C}$	-	-	15	μA
On-state drain current ^a	I _{S1S2(on)}	$V_{S1S2} \geq 10 \text{ V}, V_{GS} = 10 \text{ V}$	20	-	-	А
Drain-source on-state resistance ^a	D	V _{GS} = 10 V, I _{S1S2} = 7 A	-	0.0027	0.0035	Ω
Drain-source on-state resistance "	R _{S1S2(on)}	$V_{GS} = 4.5 \text{ V}, \text{ I}_{S1S2} = 5 \text{ A}$	-	0.0041	0.0056	1 12
Forward transconductance ^a	g _{fs}	$V_{S1S2} = 10 \text{ V}, \text{ I}_{S1S2} = 25 \text{ A}$	-	95	-	S
Dynamic ^{b, c}						
Input capacitance	C _{iss}		-	2650	-	
Output capacitance	C _{oss}	V_{DS} = 10 V, V_{GS} = 0 V, f = 1 MHz	-	940	-	pF
Reverse transfer capacitance	C _{rss}		-	90	-	
Total colorado a	0	$V_{DS} = 10 \text{ V}, \text{ V}_{GS} = 10 \text{ V}, \text{ I}_{D} = 5 \text{ A}$	-	37	56	
Total gate charge	Qg		-	16.9	26	1
Gate-source charge	Q _{gs}	$V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_{D} = 5 \text{ A}$	-	7.6	-	nC
Gate-drain charge	Q _{gd}		-	3	-	
Gate resistance	Rg	f = 1 MHz	0.2	1.1	2.2	Ω
Turn-on delay time	t _{d(on)}		-	12	25	
Rise time	t _r	$V_{DD} = 10 \text{ V}, \text{ R}_{\text{I}} = 2 \Omega, \text{ I}_{\text{S1S2}} \cong 5 \text{ A},$	-	25	50	
Turn-off delay time	t _{d(off)}	$V_{\text{GEN}} = 10 \text{ V}, \text{ R}_{\text{g}} = 1 \Omega$	-	26	50	
Fall time	t _f		-	5	10	1
Turn-on delay time	t _{d(on)}		-	24	50	ns
Rise time	tr	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	100			
Turn-off delay time	t _{d(off)}		60			
Fall time				20	1	
Drain-Source Body Diode Characteristi	cs ^c					
Continuous source-drain diode current	I _{S1S2}	T _C = 25 °C	-	-	60	
Pulse diode forward current	I _{S1S2M}		-	-	140	A
Body diode reverse recovery time	t _{rr}		-	30	60	ns
Body diode reverse recovery charge	Q _{rr}	I _F = 5 A, di/dt = 100 A/μs,	-	19	40	nC
Reverse recovery fall time	ta	T _J = 25 °C	-	15	-	
Reverse recovery rise time	t _b		-	15	-	ns
					•	

Notes

a. Pulse test; pulse width \leq 300 µs, duty cycle \leq 2 %


b. Guaranteed by design, not subject to production testing

c. On single MOSFET


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)





On-Resistance vs. Source Current and Gate Voltage





Transfer Characteristics





On-Resistance vs. Junction Temperature

S19-0104-Rev. A, 04-Feb-2019


3

Document Number: 76933


For technical questions, contact: <u>pmostechsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>




TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage



On-Resistance vs. Gate-to-Source Voltage









Single Pulse Power, Junction-to-Ambient



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Safe Operating Area, Junction-to-Ambient




Notes


- a. V_{GS} > minimum V_{GS} at which $R_{DS(on)}$ is specified
- b. The power dissipation P_D is based on T_J max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg?76933.



PowerPAK[®] 1212-8S CD with Flip Chip




DIM		MILLIMETERS			INCHES		
DIM. MIN.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
А	0.70	0.75	0.80	0.027	0.029	0.031	
A1	0	0.02	0.05	0	0.001	0.002	
b	0.27	0.32	0.37	0.011	0.013	0.015	
С	-	0.20 ref.	-	-	0.008 ref.	-	
D	3.20	3.30	3.40	0.126	0.130	0.134	
D1	1.76	1.86	1.96	0.069	0.073	0.077	
E	3.20	3.30	3.40	0.126	0.130	0.134	
E1	1.18	1.28	1.38	0.046	0.050	0.054	
е	0.60	0.65	0.70	0.024	0.026	0.028	
К		0.50 typ.			0.020 typ.		
K1		0.35 typ.			0.014 typ.		
Н	0.10	0.20	0.30	0.006	0.008	0.010	
L	0.84	0.94	1.04	0.033	0.037	0.041	
ECN: C17-1732-F DWG: 6061	Rev. A, 18-Dec-17						



PAD Pattern

Vishay Siliconix

Recommended Land Pattern PowerPAK[®] 1212-8S CD



1 For technical questions, contact: <u>powerictechsupport@vishay.com</u>



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

© 2025 VISHAY INTERTECHNOLOGY, INC. ALL RIGHTS RESERVED

Revision: 01-Jan-2025