

N-Channel 250 V (D-S) 175 °C MOSFET

DESCRIPTION


The attached SPICE model describes the typical electrical characteristics of the n-channel vertical DMOS. The sub-circuit model is extracted and optimized over the -55 °C to +125 °C temperature ranges under the pulsed 0 V to 10 V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched C_{gd} model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

CHARACTERISTICS

- N-Channel Vertical DMOS
- Macro Model (Sub-circuit Model)
- Level 3 MOS
- Apply for both Linear and Switching Application
- Accurate over the -55 °C to +125 °C Temperature Range
- Model the Gate Charge

SUBCIRCUIT MODEL SCHEMATIC



Note

- This document is intended as a SPICE modeling guideline and does not constitute a commercial product datasheet. Designers should refer to the appropriate datasheet of the same number for guaranteed specification limits.









SPECIFICATIONS (T _J = 25 °C, unless otherwise noted)					
PARAMETER	SYMBOL	TEST CONDITIONS	SIMULATED DATA	MEASURED DATA	UNIT
Static					
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250 μA	2.9	-	V
On-State Drain Current ^a	I _{D(on)}	V _{DS} = 5 V, V _{GS} = 10 V	112	-	A
Drain-Source On-State Resistance ^a	R _{DS(on)}	V _{GS} = 10 V, I _D = 20 A	0.045	0.047	Ω
		V _{GS} = 10 V, I _D = 20 A, T _J = 125 °C	0.081	-	
		V _{GS} = 10 V, I _D = 20 A, T _J = 175 °C	0.100	-	
		V _{GS} = 6 V, I _D = 15 A	0.046	0.049	
Diode Forward Voltage ^a	V _{SD}	I _F = 45 A, V _{GS} = 0 V	0.91	1	V
Dynamic ^b					
Input Capacitance	C _{iss}	V _{DS} = 25 V, V _{GS} = 0 V, f = 1 MHz	4977	5000	pF
Output Capacitance	C _{oss}		326	300	
Reverse Transfer Capacitance	C _{rss}		229	170	
Total Gate Charge ^c	Q _g	V _{DS} = 125 V, V _{GS} = 10 V, I _D = 45 A	92	95	nC
Gate-Source Charge ^c	Q _{gs}		28	28	
Gate-Drain Charge ^c	Q _{gd}		34	34	
Turn-On Delay Time ^c	t _{d(on)}	V _{DD} = 100 V, R _L = 2.78 Ω I _D = 45 A, V _{GEN} = 10 V, R _g = 2.5 Ω	35	22	ns
Rise Time ^c	t _r		35	220	
Turn-Off Delay Time ^c	t _{d(off)}		56	40	
Fall Time ^c	t _f		44	145	

Notes

- a. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2 %.
- b. Guaranteed by design, not subject to production testing.
- c. Independent of operating temperature.



COMPARISON OF MODEL WITH MEASURED DATA ($T_J = 25\text{ }^\circ\text{C}$, unless otherwise noted)



Note

- Dots and squares represent measured data.

Copyright: Vishay Intertechnology, Inc.