

P-Channel 100 V (D-S) MOSFET

DESCRIPTION


The attached SPICE model describes the typical electrical characteristics of the p-channel vertical DMOS. The subcircuit model is extracted and optimized over the - 55 °C to 125 °C temperature ranges under the pulsed 0 V to 10 V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched C_{gd} model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

CHARACTERISTICS

- P-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS
- Apply for both Linear and Switching Application
- Accurate over the - 55 °C to + 125 °C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

SUBCIRCUIT MODEL SCHEMATIC



Note

- This document is intended as a SPICE modeling guideline and does not constitute a commercial product datasheet. Designers should refer to the appropriate datasheet of the same number for guaranteed specification limits.









SPECIFICATIONS (T _J = 25 °C, unless otherwise noted)					
PARAMETER	SYMBOL	TEST CONDITIONS	SIMULATED DATA	MEASURED DATA	UNIT
Static					
Gate Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = - 250 μA	1.9	-	V
On-State Drain Current ^a	I _{D(on)}	V _{DS} = - 5 V, V _{GS} = - 10 V	146	-	A
Drain-Source On-State Resistance ^a	R _{DS(on)}	V _{GS} = - 10 V, I _D = - 7.8 A	0.034	0.033	Ω
		V _{GS} = - 4.5 V, I _D = - 7.3 A	0.038	0.038	
Forward Transconductance ^a	g _{fs}	V _{DS} = - 15 V, I _D = - 7.8 A	24	38	S
Diode Forward Voltage	V _{SD}	I _S = - 6.2 A	- 0.85	- 0.80	V
Dynamic^b					
Input Capacitance	C _{iss}	V _{DS} = - 50 V, V _{GS} = 0 V, f = 1 MHz	5013	4600	pF
Output Capacitance	C _{oss}		246	230	
Reverse Transfer Capacitance	C _{rss}		177	175	
Total Gate Charge	Q _g	V _{DS} = - 50 V, V _{GS} = - 10 V, I _D = - 7.8 A	100	106	nC
		V _{DS} = - 50 V, V _{GS} = - 4.5 V, I _D = - 7.8 A	54	54	
Gate-Source Charge	Q _{gs}		14	14	
Gate-Drain Charge	Q _{gd}		26	26	

Notes

- a. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2 %.
- b. Guaranteed by design, not subject to production testing.



COMPARISON OF MODEL WITH MEASURED DATA ($T_J = 25\text{ }^\circ\text{C}$, unless otherwise noted)



Note

- Dots and squares represent measured data.