

## Dual N-Channel 30 V (D-S) MOSFET with Schottky Diode

### DESCRIPTION


The attached SPICE model describes the typical electrical characteristics of the n-channel vertical DMOS. The sub-circuit model is extracted and optimized over the -55 °C to +125 °C temperature ranges under the pulsed 0 V to 10 V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched  $C_{gd}$  model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

### CHARACTERISTICS

- N-channel vertical DMOS
- Macro model (Sub-circuit model)
- Level 3 MOS
- Apply for both linear and switching application
- Accurate over the -55 °C to +125 °C temperature range
- Model the gate charge

### SUB-CIRCUIT MODEL SCHEMATIC



### Note

- This document is intended as a SPICE modeling guideline and does not constitute a commercial product datasheet. Designers should refer to the appropriate datasheet of the same number for guaranteed specification limits.



SPECIFICATIONS (T <sub>J</sub> = 25 °C, unless otherwise noted)							
PARAMETER	SYMBOL	TEST CONDITIONS		SIMULATE D DATA	MEASURED DATA	UNIT	
Static							
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	Ch-1	1.6	-	V	
			Ch-2	1.6	-		
Drain-Source On-State Resistance <sup>a</sup>	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 15 A	Ch-1	0.0048	0.0047	Ω	
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 19 A	Ch-2	0.0022	0.0022		
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 12 A	Ch-1	0.0068	0.0065		
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 15 A	Ch-2	0.0030	0.0030		
Forward Transconductance <sup>a</sup>	g <sub>fs</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 15 A	Ch-1	92	80	S	
		V <sub>DS</sub> = 10 V, I <sub>D</sub> = 19 A	Ch-2	162	165		
Diode Forward Voltage <sup>a</sup>	V <sub>SD</sub>	I <sub>S</sub> = 10 A, V <sub>GS</sub> = 0 V	Ch-1	0.80	0.80	V	
		I <sub>S</sub> = 2 A, V <sub>GS</sub> = 0 V	Ch-2	0.41	0.41		
Dynamic <sup>b</sup>							
Input Capacitance	C <sub>iss</sub>	Channel-1 V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V, f = 1 MHz  Channel-2 V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V, f = 1 MHz	Ch-1	929	930	pF	
			Ch-2	2460	2620		
Output Capacitance	C <sub>oss</sub>		Ch-1	340	325		
			Ch-2	943	902		
Reverse Transfer Capacitance	C <sub>rss</sub>		Ch-1	23	21		
			Ch-2	47	55		
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 20 A	Ch-1	12	12	nC	
			Ch-2	30	29.5		
		Channel-1 V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 20 A	Ch-1	5.6	5.4		
			Ch-2	14	13.2		
Gate-Source Charge	Q <sub>gs</sub>	Channel-1 V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 20 A	Ch-1	3	3		
			Ch-2	7.1	7.1		
Gate-Drain Charge	Q <sub>gd</sub>	Channel-2 V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 20 A	Ch-1	0.75	0.75		
			Ch-2	1.3	1.3		







**Notes**

- a. Pulse test; pulse width  $\leq 300\ \mu\text{s}$ , duty cycle  $\leq 2\ \%$ .  
b. Guaranteed by design, not subject to production testing.



## COMPARISON OF MODEL WITH MEASURED DATA $T_J = 25^\circ\text{C}$ , unless otherwise noted

### N-Channel 1









### Note

- Dots and squares represent measured data.



## COMPARISON OF MODEL WITH MEASURED DATA $T_J = 25^\circ\text{C}$ , unless otherwise noted

### N-Channel 2



### Note

- Dots and squares represent measured data.

Copyright: Vishay Intertechnology, Inc.