




Optocoupler VOMA617A, Phototransistor Output, DC Input

DESCRIPTION

This device consists of a phototransistor optically coupled to a gallium arsenide infrared-emitting diode in 4 pin plastic package. The base terminal of the phototransistor is not connected, resulting in substantially improved common-mode interference immunity.

The PSpice models have been written from device characterization data and were tested with simulation program OrCAD16.6. The symbol and model files as well as the netlist are in the symbol library file VOMA617A.olb, model library file VOMA617A.lib and netlist file VOMA617A.txt respectively for this model.

This document is intended as a guideline of simulating with provided model and does not constitute as commercial product, neither a substitute to datasheet.

PART	MODEL DESCRIPTION	SYMBOL FILE	MODEL FILE
VOMA617A	DC input, phototransistor output	 <p>VOMA617A VOMA617A.olb</p>	VOMA617A.lib

RECOMMENDED USE OF THE MODEL

- This model is designed only for use at 25 °C and should be used as is
- This model has been created and tested with OrCAD version 16.6
- The olb file (symbol) is not down-compatible. Users of the earlier versions need to create the symbols on their platform and associate with relative PSpice model data

NETLIST OF MODEL

Following list shows the netlist of the model:

```

* Library of DC Input Phototransistor Output Optocoupler VOMA617A
* Copyright VISHAY, Inc. 2018 All Rights Reserved.
*
* ===== VOMA617A =====
* A = diode anode
* K = diode cathode
* C = BJT collector
* E = BJT emitter
* $
.SUBCKT VOMA617A A K C E PARAMS: REL_CTR=1
D1 A D D9508 ;IRED
Vsense D K 0 ;IF Current sense
Hd R 0 Vsense 1 ;I-V

```



```

Rd R T 10K
Cd T 0 0.02n
Rdummy B 0 4G
Q1 C B E E QT1090 ;phototransistor
* V-I
Gpcg C B TABLE ;Photodetector {(IC vs IF) / Q1 BF}
+ {0.8*(V(T)^1.658*exp(limit(4.36-60*V(T),-50,50)))*
+ ((10^(-5)*(REL_CTR^6))-(0.0008*(REL_CTR^5)))+(0.0187*(REL_CTR^4))-(0.2036*(REL_CTR^3))+
+ (1.0906*(REL_CTR^2))-(2.6473*(REL_CTR))+3.6343)*0.65/100)}
+ (0,0) (10,10)
.model D9508 D IS=1P N=2.228621 RS=1.560495 BV=6 IBV=10U
+ CJO=18.8P VJ=0.32794 M=0.27985 EG=1.424 TT=500N
.model QT1090 NPN IS=3.64P BF=100 NF=1.193293 BR=10 TF=20N TR=350n
+ CJE=5.16P VJE=0.99 MJE=0.2411274 CJC=18P VJC=0.597478 MJC=0.431978
+ ISC=0.207N VAF=65 IKF=0.09 ISS=0 CJS=7.74p VJS=0.61 MJS=0.31
.ends
*$
**=====
* Note:
* Although models can be a useful tool in evaluating device
* performance, they cannot model exact device performance
* under all conditions, nor are they intended to replace
* breadboarding for final verification!
*
* Models provided by VISHAY Semiconductors GmbH are not
* as fully representing all of the specifications and operating
* characteristics of the semiconductor product to which the
* model relates.
* The models describe the characteristics of typical devices.
* In all cases, the current data sheet information for a given
* device is the final design guideline and the only actual
* performance specification.
* VISHAY Semiconductors does not assume any liability arising
* from the model use. VISHAY Semiconductors reserves the right to
* change models without prior notice.
**=====

```

SIMULATED PARAMETERS (T _{amb} = 25 °C, unless otherwise specified)				
PARAMETER	TEST CONDITION	SYMBOL	SIMULATION DATA	UNIT
INPUT				
Forward voltage	I _F = 5 mA	V _F	1.295	V
COUPLER				
Current transfer ratio (I _C /I _F)	V _{CE} = 5 V, I _F = 5 mA	CTR	173	%
SWITCHING ⁽¹⁾				
Turn-on time	VS = 5 V, IF = 5 mA, RL = 1.9 kW, (saturated operation)	t _{on}	1.7	µs
Turn-off time		t _{off}	13	

- Note**
- See switching time and timing simulation setup for switching parameters




Fig. 1 - Switching Times

EXAMPLE SIMULATION PLOTS USING OrCAD




Fig. 2 - Simulation Setup for the Following DC Curves




Fig. 3 - Forward Voltage vs. Forward Current




Fig. 4 - CTR vs. Forward Current




Fig. 5 - Timing Simulation Setup ($V_{CC} = 5\text{ V}$, $I_F = 5\text{ mA}$, $R_L = 1.9\text{ k}\Omega$) (saturated)




Fig. 6 - Timing Simulation Output Data (saturated)