
Vishay Siliconix

COMPLIANT

Power MOSFET

PRODUCT SUMMARY				
V _{DS} (V)	-50			
$R_{DS(on)}(\Omega)$	V _{GS} = -10 V	0.28		
Q _g max. (nC)	26			
Q _{gs} (nC)	6.2			
Q _{gd} (nC)	8.6			
Configuration	Single			



FEATURES

- P-channel versatility
- · Compact plastic package
- · Fast switching
- Low drive current
- Ease of paralleling
- · Excellent temperature stability
- Material categorization: for definitions of compliance please see <u>www.vishav.com/doc?99912</u>

DESCRIPTION

The power MOSFET technology is the key to Vishay's advanced line of power MOSFET transistors. The efficient geometry and unique processing of the power MOSFET design achieve very low on-state resistance combined with high transconductance and extreme device ruggedness.

The P-channel power MOSFETs are designed for application which require the convenience of reverse polarity operation. They retain all of the features of the more common N-channel power MOSFETs such as voltage control, very fast switching, ease of paralleling, and excellent temperature stability.

P-channel power MOSFETs are intended for use in power stages where complementary symmetry with N-channel devices offers circuit simplification. They are also very useful in drive stages because of the circuit versatility offered by the reverse polarity connection. Applications include motor control, audio amplifiers, switched mode converters, control circuits and pulse amplifiers.

ORDERING INFORMATION	
Package	TO-220AB
Lead (Pb)-free	IRF9Z20PbF

ABSOLUTE MAXIMUM RATINGS (T _C = 25 °C, unless otherwise noted)						
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-Source Voltage			V_{DS}	-50	\ <u>/</u>	
Gate-Source Voltage			V_{GS}	± 20	V	
Continuous Drain Current	\/ at 10.\/	T _C = 25 °C	1	-9.7	A	
	VGS at - 10 V	$T_C = 25 \degree C$ $T_C = 100 \degree C$	I _D	-6.1		
Pulsed Drain Current ^a			I _{DM}	-39		
Linear Derating Factor				0.32	W/°C	
Inductive Current, Clamped	L = 100 μH		I _{LM}	-39	Α	
Unclamped Inductive Current (Avalanche current)				-2.2	Α	
Maximum Power Dissipation	T _C = 25 °C		P _D	40	W	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	-55 to +150	°C		
Soldering Recommendations (Peak temperature) ^c	for	10 s	-	300	°C	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 14).
- b. V_{DD} = 25 V, starting T_J = 25 °C, L =100 μH , R_q = 25 Ω
- c. 0.063" (1.6 mm) from case.



Vishay Siliconix

THERMAL RESISTANCE RATINGS					
PARAMETER	SYMBOL	TYP.	MAX.	UNIT	
Maximum Junction-to-Ambient	R _{thJA}	=	80		
Case-to-Sink, Flat, Greased Surface	R _{thCS}	1.0	-	°C/W	
Maximum Junction-to-Case (Drain)	R _{thJC}	-	3.1		

SPECIFICATIONS (T _J = 25 $^{\circ}$ C,	unless othe	rwise noted)					
PARAMETER	SYMBOL	TE	TEST CONDITIONS		TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	V _{DS}	V _{GS}	= 0 V, I _D = -250 μA	-50	-	-	V
Gate-Source Threshold Voltage	V _{GS(th)}	V_{DS}	= V _{GS} , I _D = -250 μA	-2.0	=.	-4.0	V
Gate-Source Leakage	I _{GSS}		V _{GS} = ± 20 V	-	-	± 500	nA
Zoro Cata Valtaga Drain Current	l	$V_{DS} = 1$	V_{DS} = max. rating, V_{GS} = 0 V		-	-250	
Zero Gate Voltage Drain Current	I _{DSS}		$M_{MS} = 0 \text{ V}, T_{J} = 125^{\circ}\text{C}$	-	-	-1000	μA
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = -10 V	I _D = -5.6 A ^b	-	0.20	0.28	Ω
Forward Transconductance	9 _{fs}	$V_{DS} = 1$	2 x V _{GS} , I _{DS} = -5.6 A ^b	2.3	3.5	-	S
Dynamic							
Input Capacitance	C _{iss}		$V_{GS} = 0 V$	1	480	-	
Output Capacitance	C _{oss}		$V_{DS} = -25 V$		320	-	рF
Reverse Transfer Capacitance	C _{rss}	f =	1.0 MHz, see fig. 9	-	58	-	
Total Gate Charge	Qg		, I _D = -9.7 A, V _{DS} = -0.8 max. rating. see fig. 17	-	17	26	nC
Gate-Source Charge	Q _{gs}	$V_{GS} = -10 \text{ V}$		-	4.1	6.2	
Gate-Drain Charge	Q_{gd}			-	5.7	8.6	
Turn-On Delay Time	t _{d(on)}	$V_{DD} = -25 \text{ V, } I_D = -9.7 \text{ A,} \\ R_g = 18 \ \Omega, \ R_D = 2.4 \ \Omega, \ \text{see fig. 16 (MOSFET} \\ \text{switching times are essentially independent} \\ \text{of operating temperature)}$		-	8.2	12	- ns
Rise Time	t _r			-	57	86	
Turn-Off Delay Time	t _{d(off)}			-	12	18	
Fall Time	t _f			1	25	38	
Internal Drain Inductance	L_{D}	Between lead, 6 mm (0.25") from package and center of die contact		ı	4.5	-	
Internal Source Inductance	L _S			-	7.5	-	nH
Drain-Source Body Diode Characterist	ics						
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	-9.7	
Pulsed Diode Forward Current ^a	I _{SM}			-	-	-39	А
Body Diode Voltage	V_{SD}	$T_J = 25 ^{\circ}\text{C}, I_S = -9.7 \text{A}, V_{GS} = 0 \text{V}^{ \text{b}}$		i	-	-6.3	V
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = -9.7 A, dI/dt = 100 A/μs b		56	110	280	ns
Body Diode Reverse Recovery Charge	Q _{rr}			0.17	0.34	0.85	μC
Forward Turn-On Time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L _S and L _D)				.D)	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 14).
- b. Pulse width \leq 300 µs; duty cycle \leq 2 %.



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Typical Saturation Characteristics




Fig. 4 - Maximum Safe Operating Area




Fig. 5 - Typical Transconductance vs. Drain Current




Fig. 6 - Typical Source-Drain Diode Forward Voltage






Fig. 7 - Breakdown Voltage vs. Temperature




Fig. 8 - Normalized On-Resistance vs. Temperature




Fig. 9 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 10 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 11 - Typical On-Resistance vs. Drain Current





Fig. 12 - Maximum Drain Current vs. Case Temperature








Fig. 13a - Unclamped Inductive Test Circuit

Fig. 13b - Unclamped Inductive Load Test Waveforms






Fig. 14 - Maximum Effective Transient Thermal Impedance, Junction-to-Case vs. Pulse Duration








Fig. 16 - Gate Charge Test Circuit






Fig. 17 - Typical Time to Accumulated 1 % Gate Failure




Fig. 18 - Typical High Temperature Reverse Bias (HTRB)
Failure Rate

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg290121.



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.