

www.vishay.com

### **Power MOSFETs**

Application Note AN-1005

Page

# **Power MOSFET Avalanche Design Guidelines**

### TABLE OF CONTENTS

Table of Figures
Introduction
Overview
Avalanche Mode Defined
Avalanche Occurrences in Industry Applications
Flyback Converter Example
Avalanche Failure Mode
Power MOSFET Device Physics
Rugged MOSFETs
Avalanche Testing Details
Single Pulse Unclamped Inductive Switching
Decoupled V <sub>DD</sub> Voltage Source
Avalanche Rating
E <sub>AS</sub> Thermal Limit Approach
Single Pulse Example
Repetitive Pulse
Buyer Beware 12
Conclusion 13

The purpose of this note is to better understand and utilize power MOSFETs, it is important to explore the theory behind avalanche breakdown and to understand the design and rating of rugged MOSFETs. Several different avalanche ratings are explained and their usefulness and limitations in design is considered.

Revision: 06-Dec-11



## **Power MOSFET Avalanche Design Guidelines**

### TABLE OF FIGURES

### Page

Figure 1	Flyback Converter Circuit	3
Figure 2	Flyback Converter Switch Under Avalanche Waveform	3
Figure 3	Flyback Converter Switch Under Avalanche Waveform (Detail)	3
Figure 4	Power MOSFET Cross Section	.4
Figure 5	Power MOSFET Circuit Model	4
Figure 6	Power MOSFET Cross Section Under Avalanche	4
Figure 7	Basic Power MOSFET Cell Structure	5
Figure 8	Power MOSFET Random Device Failure Spots	5
Figure 9	Good Source Contact vs. Bad Source Contact Illustration	6
Figure 10	I <sub>A</sub> at Failure vs. Test Temperature	6
Figure 11	Single Pulse Unclamped Inductive Switching Test Circuit	7
Figure 12	Single Pulse Unclamped Inductive Switching Test Circuit Output Waveforms	7
Figure 13	Decoupled V <sub>DD</sub> Voltage Source Test Circuit Model	7
Figure 14	Decoupled V <sub>DD</sub> Voltage Source Test Circuit Waveforms	7
Figure 15	Typical Simulated Avalanche Waveforms	8
Figure 16	IRFP450, SiHFP450 (500 V Rated) Device Avalanche Waveforms	8
Figure 17	IRFP32N50K, SiHFP32N50K Datasheet Excerptions	8
Figure 18	Transient Thermal Impedance Plot, Junction-to-Case	9
Figure 19	Maximum Avalanche Energy vs. Temperature for Various Drain Currents	9
Figure 20	$E_{AR}$ vs. $T_{start}$ for Various Duty Cycles, Single $I_{D}$ 1	0
Figure 21	Typical Avalanche Current vs. Pulsewidth for Various Duty Cycles 1	1
Figure 22	Specification of 40 V/14 A MOSFET Datasheet Excerptions 1	1
Figure 23	Typical Effective Transient Thermal Impedance, Junction-to-Ambient 1	2



## **Power MOSFET Avalanche Design Guidelines**

### INTRODUCTION

#### **Overview**

To better understand and utilize power MOSFETs, it is important to explore the theory behind avalanche breakdown and to understand the design and rating of rugged MOSFETs. Several different avalanche ratings are explained and their usefulness and limitations in design is considered.


#### Avalanche Mode Defined

All semiconductor devices are rated for a certain max. reverse voltage (BV<sub>DSS</sub> for power MOSFETs). Operation above this threshold will cause high electric fields in reversed biased p-n junctions. Due to impact ionization, the high electric fields create electron-hole pairs that undergo a multiplication effect leading to increased current. The reverse current flow through the device causes high power dissipation, associated temperature rise, and potential device destruction.

#### Avalanche Occurrences In Industry Applications

#### Flyback Converter Circuit

Some designers do not allow for avalanche operation; instead, a voltage derating is maintained between rated  $BV_{DSS}$  and  $V_{DD}$  (typically 90 % or less). In such instances, however, it is not uncommon that greater than planned for voltage spikes can occur, so even the best designs may encounter an infrequent avalanche event. One such example, a flyback converter, is shown in figures 1 to 3.






Fig. 2 - Flyback Converter Switch Under Avalanche Waveform




Fig. 3 - Flyback Converter Switch Under Avalanche Waveform (Detail)

#### Note

#### Red (V<sub>DS</sub>), Blue (I<sub>D</sub>), Black (V<sub>GS</sub>)

In this application, built in avalanche capability is an additional power MOSFET feature and safeguards against unexpected voltage over-stresses that may occur at the limits of circuit operation.

ш

⊢ 0

z



## **Power MOSFET Avalanche Design Guidelines**

### **AVALANCHE FAILURE MODE**

Some power semiconductor devices are designed to withstand a certain amount of avalanche current for a limited time and can, therefore, be avalanche rated. Others will fail very quickly after the onset of avalanche. The difference in performance stems from particular device physics, design, and manufacturing.

#### **Power MOSFET Device Physics**

Source

All semiconductor devices contain parasitic components intrinsic to the physical design of the device. In power MOSFETs, these components include capacitors due to displaced charge in the junction between p and n regions. resistors associated with material resistivity, a body diode formed where the p+ body diffusion is made into the nepi-layer, and an NPN (bi-polar junction transistor henceforth called BJT) sequence (BJT) formed where the n+ source contact is diffused. See figure 4 for power MOSFET cross section that incorporates the parasitic components listed above and figure 5 for a complete circuit model of the device.

> Source Metalization Gate Oxide

> > Gate

n- Epi

Parasitic

Bipolar

Body

Diode

本

Drain

Cdb

Rb

In avalanche, the p-n junction acting as a diode no longer blocks voltage. With higher applied voltage a critical field is reached where impact ionization tends to infinity and carrier concentration increases due to avalanche multiplication. Due to the radial field component, the electric field inside the device is most intense at the point where the junction bends. This strong electric field causes maximum current flow in close proximity to the parasitic BJT, as depicted in figure 6 below. The power dissipation increases temperature, thus increasing R<sub>B</sub>, since silicon resistivity increases with temperature. From Ohm's Law we know that increasing resistance at constant current creates an increasing voltage drop across the resistor. When the voltage drop is sufficient to forward bias the parasitic BJT, it will turn on with potentially catastrophic results, as control of the switch is lost.





Fig. 6 - Power MOSFET Cross Section Under Avalanche

Typical modern power MOSFETs have millions of identical trenches, cells or many strips in parallel to form one device, as shown in figure 7. For robust designs, then, avalanche current must be shared among many cells/strips evenly. Failure will then occur randomly in a single cell, at a high temperature. In weak designs, the voltage required to reach breakdown electric field is lower for one device region (group of cells) than for others, so critical temperature will be reached more easily causing the device to fail in one specific area.



ш

F 0 Z

LICATION

۲ Δ

4



## **Power MOSFET Avalanche Design Guidelines**




Fig. 7 - Basic Power MOSFET Cell Structure

#### Rugged MOSFETs

First introduced in the middle 1980's, avalanche rugged MOSFETs are designed to avoid turning on the parasitic BJT until very high temperature and/or very high avalanche current occur. This is achieved by:

- Reducing the p+ region resistance with higher doping diffusion
- Optimizing cell/line layout to minimize the "length" of R<sub>B</sub>

The net effect is a reduction of  $R_B$ , and thus the voltage drop necessary to forward bias the parasitic BJT will occur at higher current and temperature.

Avalanche rugged MOSFETs are designed to contain no single consistently weak spot, so avalanche occurs uniformly across the device surface until failure occurs randomly in the active area. Utilizing the parallel design of cells, avalanche current is shared among many cells and failure will occur at higher current than for designs with a single weak spot. A power MOSFET which is well designed for ruggedness will only fail when the temperature substantially exceeds rated  $T_{J (max.)}$ .

An analysis of various MOSFET devices tested to destruction indicates that failure spots occur randomly in the active area. Some samples are shown in the figure 8:




Fig. 8 - Power MOSFET Random Device Failure Spots

The risk of manufacturing process or fabrication induced "weak cell" parts is always present. The SEM cross-section micrograph on the top shows one such example. The source metal contacts the n+ layer at the near surface, but not the p+ layer. As a result the BJT base is floating and easily triggerable. An example of a good contact is shown on the bottom. The source metal contacts and shorts the n+ layer to the p+ layer thus supressing the parasitic BJT operation.

Revision: 06-Dec-11



## **Power MOSFET Avalanche Design Guidelines**




Fig. 9 - Good Source Contact vs. Bad Source Contact Illustration

Parts with weak cells such as are shown on the top of figure 9 can be removed from the population by 100 % avalanche ( $E_{AS}$ ) stress testing during production.

ш

⊢

0

ž

PLICATION

Δ


4

- A "three legged" approach is used during design:
- 1. Statistically significant samples of prospective designs are tested to failure at test conditions chosen to reach extremes in temperature and current stress. Representative parts from DOE elements are tested to assure uniform avalanche failure across expected variation of critical process steps.
- 2. Each design is tested to failure across temperature and inductor (time in avalanche) to assure that failure extrapolates to zero at a temperature well in excess of  $T_{J (max.)}$ . (See sample figure 10 of "I<sub>AS</sub> at failure vs.  $T_{start}$ " below.)
- 3. A sample of final design parts are stressed with repetitive avalanche pulses of such a value to raise junction temperature to  $T_{J (max.)}$ .

This "three legged" solution helps assure that designs are rugged and can be avalanche rated.

The following factors are used to provide rugged avalanche MOSFETs:

- Improved device design:
- To mute the parasitic BJT by reducing R<sub>B</sub>
- To eliminate the effect of weaker cells in particular positions of the layout (i.e. cells along device termination, gate bussing, etc.)
- Improved manufacturing process:
- To guarantee more uniform cells
- To reduce incomplete or malformed cell occurrences
- Improved device characterization:
- To assure devices fail uniformly across wide range of  ${\rm I}_{\rm D},$  temperature
- To assure device fails at very high (extrapolated) temperature
- To assure device is capable of surviving multiple avalanche cycles at the thermal limit
- 100 % avalanche stress testing



#### Document Number: 90160

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <a href="http://www.vishay.com/doc?91000">www.vishay.com/doc?91000</a>



## **Power MOSFET Avalanche Design Guidelines**

### **AVALANCHE TESTING DETAILS**

Vishay performs avalanche stress testing on its power semiconductor devices to assure conformance of new designs with avalanche rating, to validate parts for ruggedness, and to screen production for weak devices.

#### Single Pulse Unclamped Inductive Switching

A single pulse unclamped inductive switching test circuit for avalanche testing that is shown below in figures 11 and 12. This circuit is still referenced in older "legacy" product datasheets.





Fig. 11 - Single Pulse Unclamped Inductive Switching Test Circuit

From the figure 11 schematic we can calculate the single pulse avalanche energy ( $E_{AS}$ ) as:

$$E_{AS} = \frac{L \times (I_{AS})^2}{2} \times \frac{V_{DS}}{V_{DS} - V_{DD}}$$
(1)

The measured energy values depend on the avalanche breakdown voltage, which tends to vary during the discharge period due to the temperature increase. Also note that for low voltage devices  $V_{DS}$  -  $V_{DD}$  may become quite small, limiting the use of this circuit since it introduces high-test error.



#### Decoupled V<sub>DD</sub> Voltage Source

To surpass the limitations of the single pulse unclamped inductive switching test circuit, the decoupled  $V_{\text{DD}}$  voltage source illustrated in figures 13 and 14 is used.




Fig. 13 - Decoupled V<sub>DD</sub> Voltage Source Test Circuit Model




Fig. 14 - Decoupled V<sub>DD</sub> Voltage Source Test Circuit Waveforms

Here a driver FET and recirculation diode are added so that the voltage drop across the inductor during avalanche is equal to the avalanche voltage. With this circuit (neglecting the angular  $E_{SR}$  in the inductor) the energy can be simply calculated as:

$$E_{AS} = \frac{1}{2}L \times (I_{AS})^2$$
<sup>(2)</sup>

A better and more accurate reading of the avalanche energy can be obtained by measuring instantaneous voltage and current in the device and integrating as described in the following equation:

$$E_{AS} = \int_{t_1}^{t_2} V_{(AV)DSS}(t) \times I_{AS}(t) \times dt$$
(3)

For further reference, figures 15 and 16, depict ideal and actual avalanche waveforms, respectively.

Revision: 06-Dec-11

٩

4



## **Power MOSFET Avalanche Design Guidelines**




Fig. 15 - Typical Simulated Avalanche Waveforms

Note that the peak avalanche voltage  $V_{\text{AV}}$  can be approximated as 1.3 times the device rating, or 650 V.

#### **AVALANCHE RATING**

Generally, there are three approaches to avalanche rating devices:

- 1. Thermal Limit Approach: The device is rated to the value(s) of energy, EAS, that causes an increase in junction temperature up to  $T_{J (max.)}$ .  $E_{AS}$  avalanche rated MOSFETs are rated in this manner.
- 2. Statistical Approach: Devices are tested up to the failure point. The rating is given using statistical tools (e.g., average  $(E_{AS})$  - 6  $\sigma$ ) applied to the failure distribution. Some parts are rated this way and indicated as EAS (tested), generally in addition to the thermally limited rating. However, some MOSFET suppliers provide only this rating on their datasheets.
- 3. No rating at all.

ш

⊢

0

z

LICATION

۲

4

While the first two approaches provide a value for avalanche energy, the designer must take care to know the important differences that are outlined below.




Fig. 16 - IRFP450, SiHFP450 (500 V Rated) Device Avalanche Waveforms


Further note that V(BR)DSS and VAV are used interchangeably in this text.

### **EAS THERMAL LIMIT APPROACH**

#### Single Pulse

The single pulse avalanche rating (EAS) is based on the assumption that the device is rugged enough to sustain avalanche operation under a wide set of conditions subjection only to not exceeding the maximum allowed junction temperature. Typically, the avalanche rating on the datasheet is the value of the energy that increases the junction temperature from 25 °C to T<sub>J (max.)</sub>, assuming a constant case temperature of 25 °C and assuming a specified value of  $I_D$  (usually set at 60 % of  $I_D$  (25 °C).

For example, consider the 500 V/32 A device as excerpted from the datasheet below,



Δ Revision: 06-Dec-11



## **Power MOSFET Avalanche Design Guidelines**

with the following initial conditions:

- Single pulse avalanche current:  $I_{AS} = I_D = 32 \text{ A}$
- Starting temperature: T<sub>start</sub> = 25 °C
- Inductor value: L = 0.87 mH

To calculate the temperature increase due to the avalanche power dissipation we utilize a thermal model with Ohm's Law equivalence. The resulting equation follows:

$$\Delta T = Z_{TH} \times P_{AV} \tag{4}$$

The average power dissipated during avalanche can be calculated as

$$P_{AV} = \frac{1}{2} \left( \frac{V_{AV} \times I_{AS} \times t_{AV}}{t_{AV}} \right) = 0.5 \times 650 \text{ V} \times 32 \text{ A} = 10 \text{ kW} (5)$$

Avalanche voltage can be estimated as

$$V_{AV} \cong 1.3 \times BV_{DSS} = 1.3 \times 500 \text{ V} = 650 \text{ V}$$
 (6)

Now from equation 2 we can calculate

$$E_{AS} = \frac{1}{2}L \times (I_{AS})^2 = 0.5 \times 0.87 \text{ mH x } 32^2 = 445 \text{ mJ}$$

which agrees with the datasheet value within rounding of the least significant digit.

The duration of the avalanche power pulse can be calculated, assuming the inductor is discharging with a constant voltage applied to it, as

$$t_{AV} \cong L \times \frac{l_{pk}}{V_{AV}} = 0.87 \text{ mH } \times \frac{32 \text{ A}}{650 \text{ V}} \cong 43 \text{ } \mu\text{s}$$
 (7)

The thermal impedance  $(Z_{TH})$  for this pulsewidth can be read from the transient thermal impedance plot provided with the datasheet, as shown in figure 18.




Fig. 18 - Transient Thermal Impedance Plot, Junction-to-Case


(8)


The temperature increase due to avalanche and the final junction temperature can therefore be calculated using equation 4

$$\Delta T = Z_{TH} \times P_{AV} = 0.012 \times 10 \text{ kW} = 120 \text{ °C}$$

$$T_J = T_{start} + \Delta T = 145 \text{ °C} \le T_{J \text{ (max.)}} = 150 \text{ °C}$$

showing that the datasheet rating is consistent with the calculated  $T_{J \text{ (max.)}}$  within minor error due to reading  $Z_{TH}$  from figure 18.





Revision: 06-Dec-11

н

0

ž

PLICATION

4

Document Number: 90160





## **Power MOSFET Avalanche Design Guidelines**

Figure 19 is included in datasheets for  $E_{AS}$  rated parts and shows many values of  $E_{AS}$  for varying starting  $T_J$  and  $I_D$ . Each point along the curves shown represents the energy necessary to raise the temperature to  $T_J$  (max.).

Note that this curve belies the myth of trying to compare datasheet table  $E_{AS}$  values : by varying current and/or temperature the  $E_{AS}$  value can vary by a range of 800 x! Specifying  $E_{AS}$  at lower  $I_D$  values results in higher  $E_{AS}$  even though the device stress (T<sub>J</sub>) is the same.

#### **Repetitive Pulse**

Historically, the repetitive pulse avalanche energy ( $E_{AR}$ ) was rated at 1/10 000 of  $P_D$  (25 °C). This practice is now supplanted on newer products by an explicit rating of avalanche operation up to the  $T_{J (max.)}$  condition.

Datasheets utilizing this newer rating also include:

- E<sub>AS</sub>: the single pulse rating
- Z<sub>TH</sub> graph: Z<sub>TH</sub> vs. time for various duty cycles (example in figure 18 preceded by discussion)
- E<sub>AS</sub> graph: E<sub>AS</sub> vs. T<sub>start</sub> for various I<sub>D</sub> (example in figure 19 followed by discussion)
- E<sub>AR</sub> graph: E<sub>AR</sub> vs. T<sub>start</sub> for various duty cycles, single I<sub>D</sub> (example and discussion to follows)
- I<sub>AR</sub> graph: Typical avalanche current vs. pulsewidth for various duty cycles (example and discussion to follow below)

The E<sub>AR</sub> graph shows the avalanche energy necessary to raise the junction temperature from the starting temperature to T<sub>J (max.)</sub> for various duty cycles, at a given current. A sample E<sub>AR</sub> graph is given in figure 20. The top curve represents single pulse behavior at 125 A, while the bottom curve represents repetitive pulse operation at 125 A, 10 % duty cycle. In repetitive pulse operation, the junction temperature does not have sufficient time between pulses to return to the ambient level. The larger the duty cycle, the higher the junction temperature will be when the next pulse arrives. Therefore, with increasing duty cycle, the avalanche energy required to raise the junction temperature to T<sub>J (max.)</sub> will be lower.




Fig. 20 - EAR vs. Tstart For Various Duty Cycles, Single ID

The I<sub>AR</sub> graph (see figure 21) shows how the avalanche current varies with the avalanche pulsewidth for various duty cycles, with a "budgeted" increase in junction temperature due to avalanche losses assumed at ( $\Delta$ T) = 25 °C. An effect similar to that in the E<sub>AR</sub> graph occurs. In repetitive pulse operation, the junction temperature does not have sufficient time to decrease to the ambient temperature between pulses. As a result, the starting temperature for subsequent pulses will be higher than the ambient temperature. Therefore, a smaller amount of avalanche energy, corresponding to smaller avalanche current, will raise the junction temperature to T<sub>J (max.)</sub> for subsequent pulses. So for increasing duty cycles, the avalanche current required to raise the junction temperature by 25 °C will decrease.

A detailed specific example now follows to illustrate how to design for repetitive avalanche operation for the 40 V/14 A MOSFET (see figure 22).

Revision: 06-Dec-11



## **Power MOSFET Avalanche Design Guidelines**




Fig. 21 - Typical Avalanche Current vs. Pulsewidth For Various Duty Cycles

V <sub>DSS</sub>	$\mathbf{R}_{\text{DS(on)}} \max (\mathbf{m} \Omega)$	Ι <sub>D</sub>
40V	10@V <sub>GS</sub> = 7.0V	14A

### Absolute Maximum Ratings

	Parameter	Max.	Units
T <sub>J,</sub> T <sub>STG</sub>	Junction and Storage Temperature Range	-55 to + 150	°C

### Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units	
R <sub>eJL</sub>	Junction-to-Drain Lead		20		
R <sub>eJA</sub>	Junction-to-Ambient 3		50	°C/W	

### Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance			10	mΩ	V <sub>GS</sub> = 7.0V, I <sub>D</sub> = 14A @

Fig. 22 - Specification of 40 V/14 A MOSFET Datasheet Excerptions

The initial conditions are:

- Ambient temperature: T<sub>A</sub> = 120 °C
- Solenoid inductance: L = 5 mH
- Solenoid resistance:  $R_L = 15 \Omega$
- Pulse frequency: f = 125 Hz
  - Supply voltage: V<sub>DD</sub> = 14.5 V
- By applying Kirchoff's Laws to the fuel injection coil circuit we find

$$V_{DD} = L \times \frac{dI(t)}{dI} + R_{L}i(t) + V_{AV}$$
(9)

→ Using boundary condition at t = 0, i(t) =  $I_L = I_{AR}$ , yields the  $\checkmark$  general solution in the time domain:

O Solving for the avalanche pulsewidth  $(t_{av})$  assuming i( $t_{av}$ ) = 0 gives

$$\mathbf{i}(t) = \mathbf{I}_{AR} \mathbf{e}^{\left(-\frac{\mathbf{R}_{L}}{L}t\right)} + \frac{\mathbf{V}_{AV} - \mathbf{V}_{DD}}{\mathbf{R}_{L}} \left[\mathbf{e}^{\left(-\frac{\mathbf{R}_{L}}{L}t\right)} - 1\right]$$
(10)

$$t_{AV} = \frac{L}{R_L} \times \ln \left[ 1 + \frac{I_{AR} \times R_L}{V_{AV} - V_{DD}} \right] =$$

$$= \frac{5 \text{ mH}}{15 \Omega} \times \ln \left[ 1 + \frac{0.966 \text{ A} \times 15 \Omega}{52 \text{ V} - 14.5 \text{ V}} \right] = 109 \text{ }\mu\text{s}$$
(11)

since avalanche voltage can be obtained from measurement (best), or estimated from the 40 V/14 A MOSFET datasheet using equation 6 as

$$V_{AV} \cong 1.3 \ x \ BV_{DSS} = 1.3 \ x \ 40 \ V = 52 \ V$$

and avalanche current can be calculated as

Repetitive avalanche energy can be calculated as

Revision: 06-Dec-11

0

Z

0

۵

Document Number: 90160



2

**Vishay Siliconix** 

## **Power MOSFET Avalanche Design Guidelines**

$$I_{L} = I_{AR} = \frac{V_{DD}}{R_{L} + R_{DS(on)}} = \frac{14.5 \text{ V}}{15 \Omega + 10 \text{ m}\Omega} = 0.966 \text{ A}$$
 (12)

$$E_{AR} = \frac{I_{AR} \times V_{AV} \times t_{AV}}{2} =$$

$$= \frac{0.966 \text{ A x } 52 \text{ V x } 109 \text{ } \mu\text{s}}{2} = 2.74 \text{ mJ}$$
(13)

Average avalanche, and conduction power values can be calculated as

$$P_{AV} = \frac{E_{AR}}{t_{AV}} = \frac{2.74 \text{ mJ}}{109 \text{ }\mu\text{s}} = 25.1 \text{ W}, \tag{14}$$

$$P_{ave} = E_{AR} x f = 2.74 mJ x 125 Hz = 343 mW$$
, (15)

since the avalanche duty cycle can be calculated as The average junction temperature can be calculated as

$$P_{\text{cond.}} = (I_{\text{L}})^2 \times R_{\text{DS(on)}} \times D =$$

$$= (0.966 \text{ A})^2 \times 10 \text{ m}\Omega \times 0.013 = 121 \text{ }\mu\text{W}$$
(16)

$$D = t_{av} x f = 109 \ \mu s \ x \ 125 \ Hz = 0.013 \tag{17}$$

$$T_{SS} = (P_{ave} + P_{cond}) \times R_{\theta} + T_{A} =$$
  
= (343 mW + 121 µW) x 50 °C/W + 120 °C = (18)  
= 137.2 °C

The peak rise in junction temperature due to each avalanche pulse is given by

$$\Delta T = P_{AV} \times Z_{TH} = 25.1 \text{ W} \times 0.18 \text{ °C/W} = 4.5 \text{ °C}$$
 (19)

where the thermal impedance  $(Z_{TH})$  is approximated from the transient thermal impedance plot provided with the datasheet, as shown in figure 23.

Note that  $T_{SS} + \Delta T = 137.2 \text{ °C} + 4.5 \text{ °C} = 141.7 \text{ °C} < T_{J \text{ (max.)}}$ 




Fig. 23 - Typical Effective Transient Thermal Impedance, Junction-to-Ambient

#### **BUYER BEWARE**

Many suppliers rate power MOSFET avalanche capability with only a single number in the datasheet and without providing full circuit or test condition details. In such cases,

buyer beware! It is not sufficient to merely compare the numeric values of avalanche energy which appear in datasheet tables. The following example will help illustrate one such pitfall.

Since avalanche energy depends on the inductor value and starting current, it is possible to have two pulses with the same energy but different shape provide two different junction temperatures. This phenomenon is illustrated in the following examples:

### Example 1

Pulse:

Result:

$$\begin{split} \mathsf{E}_{\mathsf{AS}} &= \frac{1}{2} \; x \; \mathsf{L} \; x \; \left(\mathsf{I}_{\mathsf{AS}}\right)^2 = 445 \; \text{mJ} \\ \mathsf{t}_{\mathsf{AV}} &= \mathsf{L} \; x \; \frac{\mathsf{I}_{\mathsf{pk}}}{\mathsf{V}_{(\mathsf{AV})\mathsf{DSS}}} \cong 43 \; \mu \text{s} \\ \mathsf{Z}_{\mathsf{TH}} &= 0.012 \; ^\circ \mathsf{C}/\mathsf{W} \\ \Delta \mathsf{T} &= 120 \; ^\circ \mathsf{C} \\ \mathsf{T}_{\mathsf{J}} &= 145 \; ^\circ \mathsf{C} < \mathsf{T}_{\mathsf{J} \; (\text{max.})} \end{split}$$

Revision: 06-Dec-11

Document Number: 90160

0 Z Z 0 4 C ٩ ٩ 4

111

н



## **Power MOSFET Avalanche Design Guidelines**

#### Example 2

Pulse:

Result:

$$E_{AS} = \frac{1}{2} \times L \times (I_{AS})^2 = 445 \text{ mJ}$$
  
$$t_{AV} = L \times \frac{I_{pk}}{V_{(AV)DSS}} \cong 86 \text{ } \mu\text{s}$$
  
$$Z_{TH} = 0.02 \text{ }^\circ\text{C}/\text{W}$$
  
$$\Delta T = 200 \text{ }^\circ\text{C}$$
  
$$T_{J} = 225 \text{ }^\circ\text{C} > T_{J} \text{ } \text{(max.)}$$

Examples 1 and 2 both have the same energy, however, since the inductor varies, so does the junction temperature. While one junction temperature is within  $T_{J \text{ (max.)}}$ , the second is not.

Note as well that power MOSFETs which are " $E_{AS}$ " rated include graphs showing constant junction temperature energy values. See for example figure 20, top curve. Which value of energy should be compared with another suppliers power MOSFET?

Another common industry practice is to rate avalanche capability based on curves showing allowable time in avalanche as a trade-off with drain current. At best, such curves are backed up with test to failure data as seen in figure 10. However, sometimes these curves are based on statistically determined limits without apparent regard for junction temperature. The result is that a thermal  $T_J$  calculation (see examples 1 and 2) for the rated allowed condition may show that  $T_J$  exceeds  $T_J$  (max.), without reliability qualification data at this higher than  $T_J$  (max.) condition. Again, buyer beware.

### CONCLUSION

Vishay applies 3 different classes of avalanche rating:

- The thermal approach allows single pulse and (where indicated) repetitive pulse avalanche operation as long as neither  $I_D$  (max.) nor rated  $T_J$  (max.) are exceeded. Energy losses due to avalanche operation can be analyzed as any other source of power dissipation. Such thermally rated parts are indicated by Vishay with a rating of "E<sub>AS</sub>" and, more recently, with inclusion of repetitive avalanche SOA graph 9 (for example see figures 20 and 21).
- Statistically based avalanche ratings are set based on sample failure statistics. At this rating is labeled "E<sub>AS</sub> (tested)" and corresponds to a production test screening limit. While the statistical approach generally gives higher energy value, it does not provide a practical method for evaluating avalanche capability in conditions that differ from the datasheet. Since circuit designers' conditions usually differ significantly, the statistical approach does not give a clear idea on how to design for occurrence of avalanche.
- Some legacy products were designed without an avalanche rating. Devices without an avalanche rating on the datasheet should not be used In circuits which will see avalanche condition during any mode of operation. By special arrangement, most such designs can be avalanche guaranteed; contact factory representative for further information.

Power MOSFET users should take care to understand differences in avalanche rating conditions between various suppliers. Devices that are not "avalanche robust" can cause unexpected and seemingly unexplained circuit failure. Some manufacturers do not rate their MOSFETs for avalanche at all. Others use a statistical rating alone which does not offer the same assurance for robust operation provided by a more complete characterization and rating.

ш

Revision: 06-Dec-11