IRLZ14S, SiHLZ14S

Vishay Siliconix



D²PAK (TO-263)

PRODUCT SUMMARY

V_{DS} (V)

R_{DS(on)} (Ω)

Q_{qs} (nC)

Q_{gd} (nC)

Q_q max. (nC)

Configuration

Power MOSFET

FEATURES

- Advanced process technology
- Surface-mount
- 175 °C operating temperature
- Fast switching
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

Note

S

N-Channel MOSFET

0.20

60

8.4

3.5

6.0

Single

 $V_{GS} = 5 V$

* This datasheet provides information about parts that are RoHS-compliant and / or parts that are non RoHS-compliant. For example, parts with lead (Pb) terminations are not RoHS-compliant. Please see the information / tables in this datasheet for details

DESCRIPTION

Third generation power MOSFETs from Vishay utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that power MOSFETs are well known for, provides the designer with an extremely efficient reliable device for use in a wide variety of applications.

The D²PAK (TO-263) is a surface-mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and lowest possible on-resistance in any existing surface-mount package. The D²PAK (TO-263) is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0 W in a typical surface-mount application.

ORDERING INFORMATION							
Package	D ² PAK (TO-263)	D ² PAK (TO-263)	D ² PAK (TO-263)				
Lead (Pb)-free and halogen-free	SiHLZ14S-GE3	SiHLZ14STRL-GE3 ^a	SiHLZ14STRR-GE3 ^a				
Lead (Pb)-free	IRLZ14SPbF	IRLZ14STRLPbF ^a	IRLZ14STRRPbF ^a				

Note a. See device orientation

PARAMETER	SYMBOL	LIMIT	UNIT			
Drain-source voltage ^e	V _{DS}	60	V			
Gate-source voltage	V _{GS}	± 10	- V			
Continuous drain current	$T_{\rm C} = 25^{\circ}$		1-	10		
Continuous drain current	V_{GS} at 5 V	$T_{C} = 25 \text{ °C}$ $T_{C} = 100 \text{ °C}$	ID	7.2	А	
Pulsed drain current ^{a, e}	I _{DM}	40	1			
Linear derating factor				0.29	W/°C	
Single pulse avalanche energy ^{b, e}			E _{AS}	68	mJ	
Maximum neuror discinction	T _C = 25 °C		D	43	w	
Maximum power dissipation	T _A = 25 °C		P _D	3.7		
Peak diode recovery dv/dt c, e	-		dv/dt	4.5	V/ns	
Operating junction and storage temperature range		T _J , T _{stg}	-55 to +175	**		
Soldering recommendations (peak temperature) d	For	10 s		300	°C	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)

b. $V_{DD} = 25 \text{ V}$, starting $T_J = 25 \text{ °C}$, L = 790 µH, $R_g = 25 \Omega$, $I_{AS} = 10 \text{ A}$ (see fig. 12)

c.
$$I_{SD} \leq 10$$
 A, di/dt ≤ 90 A/µs, $V_{DD} \leq V_{DS}$, $T_J \leq 175$ °C

d. 1.6 mm from case

e. Uses IRLZ14, SiHLZ14 data and test conditions

S20-0684-Rev. D, 07-Sep-2020

1



FREE

IRLZ14S, SiHLZ14S



Vishay Siliconix

THERMAL RESISTANCE RATINGS							
PARAMETER	SYMBOL	TYP.	MAX.	UNIT			
Maximum junction-to-ambient (PCB mount) ^a	R _{thJA}	-	40	°C/W			
Maximum junction-to- case (drain)	R _{thJC}	-	3.5				

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material)

PARAMETER	SYMBOL	TES	T CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static				•		•	
Drain-source breakdown voltage	V _{DS}	$V_{GS} = 0, I_D = 250 \ \mu A$		60	-	-	V
V _{DS} temperature coefficient	$\Delta V_{DS}/T_{J}$	Reference to 25 °C, I _D = 1 mA		-	0.07	-	V/°C
Gate-source threshold voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_{D} = 250 \ \mu A$		1.0	-	2.0	V
Gate-source leakage	I _{GSS}	$V_{GS} = \pm 10 \text{ V}$		-	-	± 100	nA
Zava gata valtaga drain aurrant	I _{DSS}	V _{DS}	= 60 V, V _{GS} = 0 V	-	-	25	
Zero gate voltage drain current		V _{DS} = 48 V	, V _{GS} = 0 V, T _J = 150 °C	-	-	250	μA
	D	$V_{GS} = 5 V$	I _D = 6.0 A ^b	-	-	0.2	
Drain-source on-state resistance	R _{DS(on)}	$V_{GS} = 4 V$	I _D = 5.0 A ^b	-	-	0.28	Ω
Forward transconductance	9 _{fs}	V _{DS}	= 25 V, I _D = 6.0 A	3.5	-	-	S
Dynamic				•		•	
Input capacitance	C _{iss}	$V_{GS} = 0 V$,		-	400	-	pF
Output capacitance	C _{oss}		$V_{\rm DS} = 25 V,$		170	-	
Reverse transfer capacitance	C _{rss}	f = 1.0 MHz, see fig. 5		-	42	-	
Total gate charge	Qg		$V_{GS} = 5 V$ $I_D = 10 A, V_{DS} = 48 V,$ see fig. 6 and 13 ^b		-	8.4	nC
Gate-source charge	Q _{gs}	$V_{GS} = 5 V$			-	3.5	
Gate-drain charge	Q _{gd}		see lig. o and to	-	-	6.0	1
Turn-on delay time	t _{d(on)}			-	9.3	-	
Rise time	t _r	V _{DD}	= 30 V, I _D = 10 A,	-	110	-	
Turn-off delay time	t _{d(off)}	R _g = 12 Ω,	${\sf R}_{\sf D}$ = 2.8 Ω , see fig. 10 ^b	-	17	-	ns
Fall time	t _f			-	26	-	
Internal source inductance	Ls	Between lead	, and center of die contact	-	7.5	-	nH
Drain-Source Body Diode Characteristic	cs	<u>.</u>					
Continuous source-drain diode current	IS	MOSFET sym showing the		-	-	10	
Pulsed diode forward current ^a	I _{SM}	0	integral reverse p - n junction diode		-	40	A
Body diode voltage	V _{SD}	T _J = 25 °C	, I _S = 10 A, V _{GS} = 0 V ^b	-	-	1.6	V
Body diode reverse recovery time	t _{rr}	T 05 00 1		-	93	130	ns
Body diode reverse recovery charge	Q _{rr}	$I_{\rm J} = 25 {}^{\circ}{\rm C}, I_{\rm F}$	= 10 A, di/dt = 100 A/µs ^b	-	340	650	nC
Forward turn-on time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L_S and L_D)					L _D)

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)

b. Pulse width \leq 300 $\mu s;$ duty cycle \leq 2 $\,\%$



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature

3






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage






Fig. 7 - Typical Source-Drain Diode Forward Voltage





Fig. 8 - Maximum Safe Operating Area








Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit





Fig. 10b - Switching Time Waveforms








Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit


6

IRLZ14S, SiHLZ14S





Peak Diode Recovery dV/dt Test Circuit



a. $V_{GS} = 5 V$ for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <u>www.vishay.com/ppg?90414</u>.

H

A1

B

Gauge plane

L3

Detail "A" Rotated 90° CW scale 8:1

0° to 8° **Vishay Siliconix**

Seating plane

TO-263AB (HIGH VOLTAGE)

/3 ⁄4 A

н

∕₅∖

Detail A

(Datum A)

D

 $\underline{4}$ 11

	2	-	▼ 2 x b2 2 x b ⊕ 0.010 @ A(DB ating b1, b b1, b (c) (c)	$\begin{array}{c} c_{1} \\ c_{1} \\ c_{2} \\ c_{3} \\ c_{4} \\ c_{5} \\ c_{7} \\$	a - 1		l l	1 4	
	MILLIN	IETERS	INC	HES			MILLIN	IETERS	INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.		DIM.	MIN.	MAX.	MIN.	MAX.
А	4.06	4.83	0.160	0.190		D1	6.86	-	0.270	-
A 4	0.00	0.25	0.000	0.010		Е	9.65	10.67	0.380	0.420
A1	0.00	0.25								
b A1	0.51	0.25	0.020	0.039		E1	6.22	-	0.245	-
			0.020 0.020	0.039 0.035		E1 e		- BSC	0.245 0.100	BSC
b	0.51	0.99						- BSC 15.88		- BSC 0.625
b b1	0.51 0.51	0.99 0.89	0.020	0.035		е	2.54		0.100	
b b1 b2	0.51 0.51 1.14	0.99 0.89 1.78	0.020 0.045	0.035		e H	2.54 14.61	15.88	0.100 0.575	0.625
b b1 b2 b3	0.51 0.51 1.14 1.14	0.99 0.89 1.78 1.73	0.020 0.045 0.045	0.035 0.070 0.068		e H L	2.54 14.61 1.78	15.88 2.79	0.100 0.575 0.070	0.625 0.110
b b1 b2 b3 c	0.51 0.51 1.14 1.14 0.38	0.99 0.89 1.78 1.73 0.74	0.020 0.045 0.045 0.015	0.035 0.070 0.068 0.029		e H L L1	2.54 14.61 1.78 - -	15.88 2.79 1.65	0.100 0.575 0.070 -	0.625 0.110 0.066 0.070
b b1 b2 b3 c c1	0.51 0.51 1.14 1.14 0.38 0.38	0.99 0.89 1.78 1.73 0.74 0.58	0.020 0.045 0.045 0.015 0.015	0.035 0.070 0.068 0.029 0.023		e H L L1 L2	2.54 14.61 1.78 - -	15.88 2.79 1.65 1.78	0.100 0.575 0.070 - -	0.625 0.110 0.066 0.070

Α

Notes

1. Dimensioning and tolerancing per ASME Y14.5M-1994.

2. Dimensions are shown in millimeters (inches).

3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.

4. Thermal PAD contour optional within dimension E, L1, D1 and E1.

5. Dimension b1 and c1 apply to base metal only.

6. Datum A and B to be determined at datum plane H.

7. Outline conforms to JEDEC outline to TO-263AB.





www.vishay.com


1













				Г	Bas met
ting	<⊢ b	01, b3	3 →	/	
1					•
c 					c1 ∳
<u>.</u>		(b, b2	» —		
	 ,	(0, 02	-/ -		

Section B - B and C - C Scale: None

	MILLIN	IETERS	INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
А	4.06	4.83	0.160	0.190
A1	2.03	3.02	0.080	0.119
b	0.51	0.99	0.020	0.039
b1	0.51	0.89	0.020	0.035
b2	1.14	1.78	0.045	0.070
b3	1.14	1.73	0.045	0.068
с	0.38	0.74	0.015	0.029
c1	0.38	0.58	0.015	0.023
c2	1.14	1.65	0.045	0.065
ECN: S-82 DWG: 597	442-Rev. A, 2 7	27-Oct-08		

	MILLIN	IETERS	INC	HES
DIM.	MIN.	MAX.	MIN.	MAX.
D	8.38	9.65	0.330	0.380
D1	6.86	-	0.270	-
E	9.65	10.67	0.380	0.420
E1	6.22	-	0.245	-
е	2.54	BSC	0.100 BSC	
L	13.46	14.10	0.530	0.555
L1	-	1.65	-	0.065
L2	3.56	3.71	0.140	0.146

Notes

1. Dimensioning and tolerancing per ASME Y14.5M-1994.

2. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm per side. These dimensions are measured at the outmost extremes of the plastic body.

3. Thermal pad contour optional within dimension E, L1, D1, and E1.

4. Dimension b1 and c1 apply to base metal only.



RECOMMENDED MINIMUM PADS FOR D²PAK: 3-Lead



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

© 2025 VISHAY INTERTECHNOLOGY, INC. ALL RIGHTS RESERVED

Revision: 01-Jan-2025

1