
Vishay Siliconix



Power MOSFET



| PRODUCT SUMMARY | | | | | | |
|--------------------------|-------------------------|------|--|--|--|--|
| V _{DS} (V) | -60 | | | | | |
| R _{DS(on)} (Ω) | V _{GS} = -10 V | 0.14 | | | | |
| Q _g max. (nC) | 34 | | | | | |
| Q _{gs} (nC) | 9.9 | | | | | |
| Q _{gd} (nC) | 16 | | | | | |
| Configuration | Single | | | | | |

FEATURES

- Advanced process technology
- Surface mount (IRF9Z34S, SiHF9Z34S)
- 175 °C operating temperature
- Fast switching
- P-channel
- Fully avalanche rated
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

Note

This datasheet provides information about parts that are RoHS-compliant and / or parts that are non RoHS-compliant. For example, parts with lead (Pb) terminations are not RoHS-compliant. Please see the information / tables in this datasheet for details

DESCRIPTION

Third generation power MOSFETs from Vishay utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The D²PAK is a surface mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The D²PAK is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0 W in a typical surface mount application.

| ORDERING INFORMATION | | | | | | |
|---------------------------------|-----------------------------|-------------------------------|-------------------------------|--|--|--|
| Package | D ² PAK (TO-263) | D ² PAK (TO-263) | D ² PAK (TO-263) | | | |
| Lead (Pb)-free and Halogen-free | - | SiHF9Z34STRL-GE3 ^a | SiHF9Z34STRR-GE3 ^a | | | |
| Lead (Pb)-free | IRF9Z34SPbF | IRF9Z34STRLPbF ^a | IRF9Z34STRRPbF ^a | | | |

Note a. See device orientation

| PARAMETER | SYMBOL | LIMIT | UNIT | | | |
|--|--------------------------|-------------------------|-----------------------------------|-------------|-----|--|
| Drain-Source Voltage | V _{DS} | -60 | V | | | |
| Gate-Source Voltage | V _{GS} | ± 20 | V | | | |
| Continuous Drain Current | V at 10 V | T _C = 25 °C | | -18 | | |
| Continuous Drain Current | V _{GS} at -10 V | T _C = 100 °C | I _D | -13 | А | |
| Pulsed Drain Current ^{a, e} | I _{DM} | -72 | 1 | | | |
| Linear Derating Factor | | 0.59 | W/°C | | | |
| Single Pulse Avalanche Energy ^{b, e} | E _{AS} | 370 | mJ | | | |
| Avalanche Current ^a | I _{AR} | -18 | A | | | |
| Repetitive Avalanche Energy ^a | E _{AR} | 8.8 | mJ | | | |
| Maximum Davier Dissis ation | T _C = 25 °C | | P | 88 | 14/ | |
| Maximum Power Dissipation | T _A = 25 °C | | PD | 3.7 | W | |
| Peak Diode Recovery dV/dt c, e | dV/dt | -4.5 | V/ns | | | |
| Operating Junction and Storage Temperature Range | е | | T _J , T _{stg} | -55 to +175 | * | |
| Soldering Recommendations (Peak temperature) d | for 10 s | | | 300 | °C | |

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)

b. V_{DD} = - 25 V, starting T_J = 25 °C, L = 1.3 mH, R_g = 25 Ω , I_{AS} = - 18 A (see fig. 12) c. I_{SD} \leq - 18 A, dI/dt \leq 170 A/µs, V_{DD} \leq V_{DS}, T_J \leq 175 °C d. 1.6 mm from case

e. Uses IRF9Z34, SiHF9Z34 data and test conditions

S21-0943-Rev. F, 20-Sep-2021



Vishay Siliconix

| THERMAL RESISTANCE RATINGS | | | | | | | |
|--|-------------------|------|------|------|--|--|--|
| PARAMETER | SYMBOL | TYP. | MAX. | UNIT | | | |
| Maximum Junction-to-Ambient (PCB mounted, steady-state) ^a | R _{thJA} | - | 40 | °C/W | | | |
| Maximum Junction-to-Case (Drain) | R _{thJC} | - | 1.7 | | | | |

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material)

| PARAMETER SYMBO | | TES | MIN. | TYP. | MAX. | UNIT | |
|---|-----------------------|--|--|------------|-----------|----------|------------------|
| Static | | | | | | | |
| Drain-Source Breakdown Voltage | V _{DS} | V _{GS} = | $V_{GS} = 0 \text{ V}, \text{ I}_{D} = -250 \mu\text{A}$ | | - | - | V |
| V _{DS} Temperature Coefficient | $\Delta V_{DS}/T_{J}$ | Reference | Reference to 25 °C, I_D = -1 mA ° | | -0.06 | - | V/°C |
| Gate-Source Threshold Voltage | V _{GS(th)} | $V_{DS} = V_{GS}$, $I_D = -250 \ \mu A$ | | -2.0 | - | -4.0 | V |
| Gate-Source Leakage | I _{GSS} | | $V_{GS} = \pm 20 \text{ V}$ | | - | ± 100 | nA |
| Zarra Oata Malta na Duaira Ormant | I _{DSS} | V _{DS} = | $V_{DS} = -60 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$ | | - | -100 | |
| Zero Gate Voltage Drain Current | | V _{DS} = -48 V | V _{DS} = -48 V, V _{GS} = 0 V, T _J = 150 °C | | - | -500 | μA |
| Drain-Source On-State Resistance | R _{DS(on)} | V _{GS} = -10 V | I _D = -11 A ^b | - | - | 0.14 | Ω |
| Forward Transconductance | 9 _{fs} | V _{DS} = | -25 V, I _D = -11 A ^c | 5.9 | - | - | S |
| Dynamic | | • | | | | • | |
| Input Capacitance | C _{iss} | | $V_{GS} = 0 V_{V}$ | - | 1100 | - | pF |
| Output Capacitance | C _{oss} | | $V_{DS} = -25 V,$ | - | 620 | - | |
| Reverse Transfer Capacitance | C _{rss} | f = 1. | 0 MHz, see fig. 5 ^c | - | 100 | - | |
| Total Gate Charge | Qg | | | - | - | 34 | |
| Gate-Source Charge | Q _{gs} | V _{GS} = -10 V | $V_{GS} = -10 \text{ V}$ $I_D = -18 \text{ A}, V_{DS} = -48 \text{ V},$ see fig. 6 and 13 ^{b, c} | | - | 9.9 | nC |
| Gate-Drain Charge | Q _{gd} | | see lig. o and to | - | - | 16 | 1 |
| Turn-On Delay Time | t _{d(on)} | | | | 18 | - | |
| Rise Time | t _r | V _{DD} = | -30 V, I _D = -18 A, | - | 120 | - | 1 |
| Turn-Off Delay Time | t _{d(off)} | $R_g = 12 \Omega$, $R_D = 1.5 \Omega$, see fig. 10 ^{b, c} | | - | 20 | - | ns |
| Fall Time | t _f | | | - | 58 | - | |
| Gate Input Resistance | Rg | f = 1 | MHz, open drain | 0.7 | - | 3.9 | Ω |
| Drain-Source Body Diode Characteristic | s | | | | | | |
| Continuous Source-Drain Diode Current | I _S | showing the | MOSFET symbol showing the integral reverse p -n junction diode | | - | -18 | |
| Pulsed Diode Forward Current ^a | I _{SM} | | | | - | -72 | A |
| Body Diode Voltage | V _{SD} | T _J = 25 °C | , I _S = -18 A, V _{GS} = 0 V ^b | - | - | -6.3 | V |
| Body Diode Reverse Recovery Time | t _{rr} | | | - | 100 | 200 | ns |
| Body Diode Reverse Recovery Charge | Q _{rr} | − 1 _J = 25 °C, I _F = | -18 A, dl/dt = 100 A/μs ^{b, c} | - | 280 | 520 | nC |
| Forward Turn-On Time | t _{on} | Intrinsic tu | Irn-on time is negligible (turn | -on is dor | ninated b | y Ls and | L _D) |

Notes

b. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)

c. Pulse width \leq 300 µs; duty cycle \leq 2 %

d. Uses IRF9Z34, SiHF9Z34 data and test conditions



Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics





Fig. 2 - Typical Output Characteristics








Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage

S21-0943-Rev. F, 20-Sep-2021

3

Document Number: 91093

For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>






Fig. 7 - Typical Source-Drain Diode Forward Voltage





Fig. 8 - Maximum Safe Operating Area



0 25 50 75 100 125 150 175 91093_09 T_C, Case Temperature (°C)

Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case

S21-0943-Rev. F, 20-Sep-2021

4

For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>

IRF9Z34S, SiHF9Z34S

Vishay Siliconix







Fig. 12a - Unclamped Inductive Test Circuit



Vishay Siliconix

Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13 - Maximum Avalanche Energy vs. Drain Current




Fig. 13b - Gate Charge Test Circuit


For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



2

Note

Vishay Siliconix




• dV/dt controlled by R_g • I_{SD} controlled by duty factor "D"

• D.U.T. - device under test

 $V_{\rm DD}$

Peak Diode Recovery dV/dt Test Circuit



· Compliment N-Channel of D.U.T. for driver

Fig. 14 - For P-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data see www.vishay.com/ppg?91093.

H

A1

B

Gauge plane

L3

Detail "A" Rotated 90° CW scale 8:1

0° to 8° **Vishay Siliconix**

Seating plane

TO-263AB (HIGH VOLTAGE)

/3 ⁄4 A

н

∕₅∖

Detail A

(Datum A)

D

 $\underline{4}$ 11

| | 2 | - | Y 2 x b2 2 x b ⊕ 0.010 @ A(| ■ ating 5 b1, b b1, b b1, b c) c) c) c) c) c) c) c) c) c) | $\begin{array}{c} c_{1} \\ c_{1} \\ c_{2} \\ c_{3} \\ c_{4} \\ c_{5} \\ c_{5} \\ c_{7} \\$ | a - 1 | | Ū. | 1 <u>4</u> | |
|--------------------------------|--|--|--|---|---|-------------------------------|---|---|--|--|
| | MILLIN | IETERS | INCHES | | | | MILLIMETERS | | INCHES | |
| DIM. | MIN. | MAX. | MIN. | MAX. | | DIM. | MIN. | MAX. | MIN. | MAX. |
| А | 4.06 | 4.83 | 0.160 | 0.190 | | D1 | 6.86 | - | 0.270 | - |
| | | | | 0.010 | | - | | 10.07 | 0.000 | 0.420 |
| A1 | 0.00 | 0.25 | 0.000 | 0.010 | | E | 9.65 | 10.67 | 0.380 | 0.120 |
| A1 b | 0.00 0.51 | 0.25 0.99 | 0.000 | 0.010 | | E1 | 9.65 6.22 | - 10.67 | 0.380 | - |
| | | | | | | | 6.22 | - 10.67 - BSC | 0.245 | - BSC |
| b | 0.51 | 0.99 | 0.020 | 0.039 | | E1 | 6.22 | - | 0.245 | - |
| b b1 | 0.51 0.51 | 0.99 0.89 | 0.020 0.020 | 0.039 0.035 | | E1 e | 6.22 2.54 | - BSC | 0.245 | -) BSC |
| b b1 b2 | 0.51 0.51 1.14 | 0.99 0.89 1.78 | 0.020 0.020 0.045 | 0.039 0.035 0.070 | | E1 e H | 6.22 2.54 14.61 | - BSC 15.88 | 0.245 0.100 0.575 | -) BSC 0.625 |
| b b1 b2 b3 | 0.51 0.51 1.14 1.14 | 0.99 0.89 1.78 1.73 | 0.020 0.020 0.045 0.045 | 0.039 0.035 0.070 0.068 | | E1 e H L | 6.22 2.54 14.61 1.78 | - BSC 15.88 2.79 | 0.245 0.100 0.575 0.070 | - 0 BSC 0.625 0.110 |
| b b1 b2 b3 c | 0.51 0.51 1.14 1.14 0.38 | 0.99 0.89 1.78 1.73 0.74 | 0.020 0.020 0.045 0.045 0.015 | 0.039 0.035 0.070 0.068 0.029 | | E1 e H L L1 | 6.22 2.54 14.61 1.78 - - | - BSC 15.88 2.79 1.65 | 0.245 0.100 0.575 0.070 - - | - 0 BSC 0.625 0.110 0.066 |
| b b1 b2 b3 c c1 | 0.51 0.51 1.14 1.14 0.38 0.38 | 0.99 0.89 1.78 1.73 0.74 0.58 | 0.020 0.020 0.045 0.045 0.015 0.015 | 0.039 0.035 0.070 0.068 0.029 0.023 | | E1 e H L L1 L2 | 6.22 2.54 14.61 1.78 - - | - BSC 15.88 2.79 1.65 1.78 | 0.245 0.100 0.575 0.070 - - | - 0 BSC 0.625 0.110 0.066 0.070 |

Α

Notes

1. Dimensioning and tolerancing per ASME Y14.5M-1994.

2. Dimensions are shown in millimeters (inches).

3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.

4. Thermal PAD contour optional within dimension E, L1, D1 and E1.

5. Dimension b1 and c1 apply to base metal only.

6. Datum A and B to be determined at datum plane H.

7. Outline conforms to JEDEC outline to TO-263AB.



www.vishay.com

1



RECOMMENDED MINIMUM PADS FOR D²PAK: 3-Lead



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

© 2025 VISHAY INTERTECHNOLOGY, INC. ALL RIGHTS RESERVED

Revision: 01-Jan-2025

1