




Power MOSFET



PRODUCT SUMMARY					
V _{DS} (V)	500				
$R_{DS(on)}\left(\Omega\right)$	V _{GS} = 10 V 0.85				
Q _g (Max.) (nC)	67				
Q _{gs} (nC)	10				
Q _{gd} (nC)	34				
Configuration	Single				

FEATURES







- Sink to lead creepage distance = 4.8 mm
- Dynamic dV/dt rating
- · Low thermal resistance
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

DESCRIPTION

Third generation power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220 FULLPAK eliminates the need for additional insulating hardware in commercial-industrial applications. The molding compound used provides a high isolation capability and a low thermal resistance between the tab and external heatsink. The isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The FULLPAK is mounted to a heatsink using a single clip or by a single screw fixing.

ORDERING INFORMATION	
Package	TO-220 FULLPAK
Lead (Pb)-free	IRFI840GPbF

ABSOLUTE MAXIMUM RATINGS T_C =	= 25 °C, unle	ess otherwis	e noted		
PARAMETER			SYMBOL	LIMIT	UNIT
Drain-source voltage			V _{DS}	500	V
Gate-source voltage			V_{GS}	± 20	7 v
Continuous drain current	V _{GS} at 10 V	$T_C = 25 ^{\circ}C$ $T_C = 100 ^{\circ}C$		4.6	
Continuous drain current	V _{GS} at 10 V	T _C = 100 °C	I _D	2.9	A
Pulsed drain current ^a			I _{DM}	18	
Linear derating factor				0.32	W/°C
Single pulse avalanche energy b			E _{AS}	370	mJ
Repetitive avalanche current a			I _{AR}	4.6	Α
Repetitive avalanche energy ^a			E _{AR}	4.0	mJ
Maximum power dissipation $T_C = 25 ^{\circ}C$			P_{D}	40	W
Peak diode recovery dV/dt ^c			dV/dt	3.5	V/ns
Operating junction and storage temperature range			T _J , T _{stg}	-55 to +150	%0
Soldering recommendations (peak temperature) ^d	For	10 s	-	300	°C
Mounting torque M3 screw				0.6	Nm

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)
- b. $V_{DD} = 50 \text{ V}$, starting $T_J = 25 \,^{\circ}\text{C}$, $L = 31 \,\text{mH}$, $R_G = 25 \,\Omega$, $I_{AS} = 4.6 \,\text{A}$ (see fig. 12)
- c. $I_{SD} \le 8.0$ A, $dI/dt \le 100$ A/µs, $V_{DD} \le V_{DS}$, $T_{J} \le 150$ °C
- d. 1.6 mm from case



Vishay Siliconix

THERMAL RESISTANCE RATINGS				
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum junction-to-ambient	R_{thJA}	-	65	°C/W
Maximum junction-to-case (drain)	R_{thJC}	-	3.1	G/VV

PARAMETER	SYMBOL	TES	TEST CONDITIONS		TYP.	MAX.	UNIT
Static							
Drain-ssource breakdown voltage	V _{DS}	V _{GS} :	= 0 V, I _D = 250 μA	500	-	-	V
V _{DS} temperature coefficient	$\Delta V_{DS}/T_{J}$	Reference	ce to 25 °C, I _D = 1 mA	-	0.78	-	V/°C
Gate-source threshold voltage	V _{GS(th)}	V _{DS} =	= V _{GS} , I _D = 250 μA	2.0	-	4.0	V
Gate-source leakage	I_{GSS}		$V_{GS} = \pm 20 \text{ V}$	-	-	± 100	nA
Zero gate voltage drain current	less	V _{DS} =	= 500 V, V _{GS} = 0 V	-	-	25	uА
Zero gate voltage drain current	I _{DSS}	V _{DS} = 400 \	$V_{\rm S} = 0 \ V_{\rm T} = 125 \ ^{\circ}{\rm C}$	-	-	250	μΛ
Drain-source on-state resistance	R _{DS(on)}	V _{GS} = 10 V	$I_D = 2.8 A^b$	-	-	0.85	Ω
Forward transconductance	9 _{fs}	$V_{DS} = 50 \text{ V}, I_D = 2.8 \text{ A}^{b}$		3.7	-	-	S
Dynamic							
Input capacitance	C_{iss}		$V_{GS} = 0 V$,	-	1300	-	
Output capacitance	Coss		$V_{DS} = 25 \text{ V},$	-	200	-	pF
Reverse transfer capacitance	C_{rss}	T = 1	.0 MHz, see fig. 5	-	39	-	Pi
Drain to sink capacitance	С		f = 1.0 MHz	-	12	-	
Total gate charge	Q_g			-	-	67	
Gate-source charge	Q_{gs}	V _{GS} = 10 V	$I_D = 8.0 \text{ A}, V_{DS} = 400 \text{ V},$ see fig. 6 and 13 ^b	-	-	10	nC
Gate-drain charge	Q_{gd}			-	-	34	
Turn-on delay time	t _{d(on)}		1	-	14	-	
Rise time	t _r		= 250 V, I _D = 8.0 A,	-	22	-	
Turn-off delay time	t _{d(off)}	T _G =	= $9.1\Omega_{\rm p}$ R _D = $31~\Omega_{\rm p}$ see fig. $10^{\rm b}$	-	55	-	ns
Fall time	t _f			-	21	-	
Internal drain inductance	L_{D}	Between 6 mm (0.25	") from	-	4.5	-	الم
Internal source inductance	L _S	package and center of die contact		-	7.5	-	nH
Drain-Source Body Diode Characteristic	cs						
Continuous source-drain diode current	I _S	MOSFET symbol showing the		-	-	4.6	_
Pulsed diode forward current ^a	I _{SM}	integral revers p - n junction		-	-	18	A
Body diode voltage	V _{SD}	T _J = 25 °C	$I_{S} = 4.6 \text{ A}, V_{GS} = 0 \text{ V}^{b}$	-	-	2.0	V
Body diode reverse recovery time	t _{rr}	T 05 00 1	0.0 4 41/41 400 4 / 6	-	340	680	ns
Body diode reverse recovery charge	Q _{rr}	$T_J = 25 ^{\circ}\text{C}, I_F = 8.0 \text{A}, \text{dI/dt} = 100 \text{A/} \mu \text{s}^{\text{b}}$		-	1.8	2.6	μC
Forward turn-on time	t _{on}	Intrinsic tu	ırn-on time is negligible (turn	on is dor	ninated b	y L _S and	L _D)

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)
- b. Pulse width \leq 300 µs; duty cycle \leq 2 %



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics, T_C = 25 °C




Fig. 3 - Typical Transfer Characteristics




Fig. 2 - Typical Output Characteristics, T_C = 150 °C




Fig. 4 - Normalized On-Resistance vs. Temperature






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area






Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case






Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit



Peak Diode Recovery dV/dt Test Circuit







Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91161.

Vishay Siliconix

TO-220 FULLPAK (High Voltage)

OPTION 1: FACILITY CODE = 9




		MILLIMETERS	
DIM.	MIN.	NOM.	MAX.
Α	4.60	4.70	4.80
b	0.70	0.80	0.91
b1	1.20	1.30	1.47
b2	1.10	1.20	1.30
С	0.45	0.50	0.63
D	15.80	15.87	15.97
е		2.54 BSC	
E	10.00	10.10	10.30
F	2.44	2.54	2.64
G	6.50	6.70	6.90
L	12.90	13.10	13.30
L1	3.13	3.23	3.33
Q	2.65	2.75	2.85
Q1	3.20	3.30	3.40
ØR	3.08	3.18	3.28

- 1. To be used only for process drawing
- 2. These dimensions apply to all TO-220 FULLPAK leadframe versions 3 leads
- 3. All critical dimensions should C meet $C_{pk} > 1.33$
- 4. All dimensions include burrs and plating thickness
- 5. No chipping or package damage
- 6. Facility code will be the 1st character located at the 2nd row of the unit marking



OPTION 2: FACILITY CODE = Y



	MILLIMETERS		MILLIMETER	MILLIMETERS INCH	INCHES		
DIM.	MIN.	MAX.	MIN.	MAX.			
Α	4.570	4.830	0.180	0.190			
A1	2.570	2.830	0.101	0.111			
A2	2.510	2.850	0.099	0.112			
b	0.622	0.890	0.024	0.035			
b2	1.229	1.400	0.048	0.055			
b3	1.229	1.400	0.048	0.055			
С	0.440	0.629	0.017	0.025			
D	8.650	9.800	0.341	0.386			
d1	15.88	16.120	0.622	0.635			
d3	12.300	12.920	0.484	0.509			
Е	10.360	10.630	0.408	0.419			
е	2.54	2.54 BSC		0.100 BSC			
L	13.200	13.730	0.520	0.541			
L1	3.100	3.500	0.122	0.138			
n	6.050	6.150	0.238	0.242			
ØΡ	3.050	3.450	0.120	0.136			
u	2.400	2.500	0.094	0.098			
V	0.400	0.500	0.016	0.020			

ECN: E19-0180-Rev. D, 08-Apr-2019

DWG: 5972

- 1. To be used only for process drawing
- 2. These dimensions apply to all TO-220 FULLPAK leadframe versions 3 leads
- 3. All critical dimensions should C meet $C_{pk} > 1.33$
- 4. All dimensions include burrs and plating thickness
- 5. No chipping or package damage
- 6. Facility code will be the 1st character located at the 2nd row of the unit marking



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.