The current rating of an electrical device, be that a circuit breaker or a motor or a transformer, is the current at which the temperature within the electrical device reaches a value that may impair the reliability or functionality of the device itself. The manufacturer knows the temperature limits of the materials used in the device, but he does not know the temperature of the ambient in which the device will be used. So he makes an assumption on this temperature.
Gate Drive Characteristics and Requirements for Power MOSFETs

Topics covered:
- Gate drive vs. base drive
- Enhancement vs. depletion
- N-channel vs. P-channel
- Max. gate voltage
- Zener diodes on gate?

The most important factor in gate drive: the impedance of the gate drive circuit

Switching 101 or understanding the waveforms
What happens if gate drive impedance is high? dV/dt induced turn-on
Can a TTL gate drive a standard power MOSFET?
The universal buffer

Power dissipation of the gate drive circuit is seldom a problem
Can a C-MOS gate drive a standard power MOSFET?
Driving power MOSFETs from linear circuits
Drive circuits not referenced to ground
Gate drivers with optocouplers
Gate drive supply developed from the drain of the power device
Gate drivers with pulse transformers
Gate drivers with choppers
Drive requirements of logic level power MOSFETs
How fast is a logic level power MOSFET driven by a logic circuit?
Simple and inexpensive isolated gate drive supplies
A well-kept secret: photovoltaic generators as gate drivers
Driving in the MHz? Use resonant gate drivers

Note
- Most of the gate drive considerations and circuits are equally applicable to IGBTs. Only MOSFETs are mentioned for the sake of simplicity. Special considerations for IGBTs are contained in INT-990

GATE DRIVE VS. BASE DRIVE
The conventional bipolar transistor is a current-driven device. As illustrated in figure 1(a). A current must be applied between the base and emitter terminals to produce a flow of current in the collector. The amount of drive required to produce a given output depends upon the gain, but invariably a current must be made to flow into the base terminal to produce a flow of current in the collector.

Vishay’s power MOSFETs are fundamentally different: they are voltage-controlled devices. A voltage must be applied between the gate and source terminals to produce a flow of current in the drain (see figure 1b). The gate is isolated electrically from the source by a layer of silicon dioxide. Theoretically, therefore, no current flows into the gate when a DC voltage is applied to it - though in practice there will be an extremely small current, in the order of nanoamperes. With no voltage applied between the gate and source electrodes, the impedance between the drain and source terminals is very high, and only the leakage current flows in the drain.

When a voltage is applied between the gate and source terminals, an electric field is set up within the power MOSFET. This field “inverts” the channel (figure 2) from P to N, so that a current can flow from drain to source in an uninterrupted sequence of N-type silicon (drain-channel-source). Field-effect transistors can be of two types: enhancement mode and depletion mode. Enhancement-mode devices need a gate voltage of the same sign as the drain voltage to pass current. Depletion-mode devices are naturally on and are turned off by a gate voltage of the same polarity as the drain voltage. All Vishay high-voltage power MOSFETs are enhancement-mode devices.

All MOSFET voltages are referenced to the source terminal. An N-channel device, like an NPN transistor, has a drain voltage that is positive with respect to the source. Being enhancement-mode devices, they will be turned on by a positive voltage on the gate. The opposite is true for P-channel devices, that are similar to PNP transistors. Although it is common knowledge that Vishay’s transistors are more easily driven than bipolars, a few basic considerations have to be kept in mind in order to avoid a loss in performance or outright device failure.
Gate Drive Characteristics and Requirements for Power MOSFETs

GATE VOLTAGE LIMITATIONS

Figure 2 shows the basic power MOSFET structure. The silicon oxide layer between the gate and the source regions can be punctured by exceeding its dielectric strength. The datasheet rating for the gate-to-source voltage is between 10 V and 30 V for most power MOSFETs.

Care should be exercised not to exceed the gate-to-source maximum voltage rating. Even if the applied gate voltage is kept below the maximum rated gate voltage, the stray inductance of the gate connection, coupled with the gate capacitance, may generate ringing voltages that could lead to the destruction of the oxide layer. Overvoltages can also be coupled through the drain-gate self-capacitance due to transients in the drain circuit. A gate drive circuit with very low impedance insures that the gate voltage is not exceeded in normal operation. This is explained in more detail in the next section.

Zeners are frequently used “to protect the gate from transients”. Unfortunately they also contribute to oscillations and have been known to cause device failures. A transient can get to the gate from the drive side or from the drain side. In either case, it would be an indication of a more fundamental problem: a high impedance drive circuit. A zener would compound this problem, rather than solving it. Sometimes a zener is added to reduce the ringing generated by the leakage of a gate drive transformer, in combination with the input capacitance of the MOSFET. If this is necessary, it is advisable to insert a small series resistor (5 Ω to 10 Ω) between the zener and the gate, to prevent oscillations.

THE IMPEDANCE OF THE GATE CIRCUIT

To turn on a power MOSFET a certain charge has to be supplied to the gate to raise it to the desired voltage, whether in the linear region, or in the “saturation” (fully enhanced) region. The best way to achieve this is by means of a voltage source, capable of supplying any amount of current in the shortest possible time. If the device is operated as a switch, a large transient current capability of the drive circuit reduces the time spent in the linear region, thereby reducing the switching losses.

On the other hand, if the device is operated in the linear mode, a large current from the gate drive circuit minimizes the relevance of the Miller effect, improving the bandwidth of the stage and reducing the harmonic distortion. This can be better understood by analyzing the basic switching waveforms at turn-on and turn-off for a clamped inductive load, as shown in figures 3 and 5. Figure 3 shows the waveforms of the drain current, drain-to-source voltage and gate voltage during the turn-on interval. For the sake of simplicity, the equivalent impedance of the drive circuit has been assumed as purely resistive.
At time, t₀, the drive pulse starts to rise. At t₀ it reaches the threshold voltage of the power MOSFETs and the drain current starts to increase. At this point, two things happen which make the gate-source voltage waveform deviate from its original “path”. First, inductance in series with the source which is common to the gate circuit (“common source inductance”) develops an induced voltage as a result of the increasing source current. This voltage counteracts the applied gate drive voltage, and slows down the rate of rise of voltage appearing directly across the gate and source terminals; this in turn slows down the rate of rise of the source current. This is a negative feedback effect: increasing current in the source produces a counteractive voltage at the gate, which tends to resist the change of current.

The second factor that influences the gate-source voltage is the so called “Miller” effect. During the period t₁ to t₂ some voltage is dropped across “unclamped” stray circuit inductance in series with the drain, and the drain-source voltage starts to fall. The decreasing drain-source voltage is reflected across the drain-gate capacitance, pulling a discharge current through it, and increasing the effective capacitive load on the drive circuit. This in turn increases the voltage drop across the source impedance of the drive circuit, and decreases the rate of rise of voltage appearing between the gate and source terminals. Obviously, the lower the impedance of the gate drive circuit, the less this effect will be. This also is a negative feedback effect; increasing current in the drain results in a fall of drain-to-source voltage, which in turn slows down the rise of gate-source voltage, and tends to resist the increase of drain current. These effects are illustrated diagramatically in figure 4. This state of affairs continues throughout the period t₁ to t₂, as the current in the power MOSFET rises to the level of the current, I_M, already flowing in the freewheeling rectifier, and it continues into the next period, t₂ to t₃, when the freewheeling rectifier goes into reverse recovery.

Finally, at time t₃ the freewheeling rectifier starts to support voltage and drain current and voltage start to fall. The rate of fall of drain voltage is now governed almost exclusively by the Miller effect, and an equilibrium condition is reached, under which the drain voltage falls at just the rate necessary for the voltage between gate and source terminals to satisfy the level of drain current established by the load. This is why the gate-to-source voltage falls as the recovery current of the freewheeling rectifier falls, then stays constant at a level corresponding to the drain current, while the drain voltage falls. Obviously, the lower the impedance of the gate-drive circuit, the higher the discharge current through the drain-gate self-capacitance, the faster will be the fall time of the drain voltage and the switching losses.

Finally, at time t₄, the power MOSFET is switched fully on, and the gate-to-source voltage rises rapidly towards the applied “open circuit” value.

Similar considerations apply to the turn-off interval. Figure 5 shows theoretical waveforms for the power MOSFET in the circuit of figure 4 during the turn-off interval. At t₀ the gate drive starts to fall until, at t₁, the gate voltage reaches a level that just sustains the drain current and the device enters the linear mode of operation. The drain-to-source voltage now starts to rise. The Miller effect governs the rate-of-rise of drain voltage and holds the gate-to-source voltage at a level corresponding to the constant drain current. Once again, the lower the impedance of the drive circuit, the greater the charging current into the drain-gate capacitance, and the faster will be the rise time of the drain voltage. At t₃ the rise of drain voltage is complete, and the gate voltage and drain current start to fall at a rate determined by the gate-source circuit impedance.
We have seen how and why a low gate drive impedance is important to achieve high switching performance. However, even when switching performance is of no great concern, it is important to minimize the impedance in the gate drive circuit to clamp unwanted voltage transients on the gate. With reference to figure 6, when one power MOSFET is turned on or off, a step of voltage is applied between drain and source of the other device on the same leg. This step of voltage is coupled to the gate through the gate-to-drain capacitance, and it can be large enough to turn the device on for a short instant (“dV/dt induced turn-on”). A low gate drive impedance would keep the voltage coupled to the gate below the threshold.

**Fig. 6 - Transients of Voltage Induced on the Gate by Rapid Changes on the Drain-to-Source Voltage**

In summary: MOS-gated transistors should be driven from low impedance (voltage) sources, not only to reduce switching losses, but to avoid dV/dt induced turn-on and reduce the susceptibility to noise.

**DRIVING STANDARD POWER MOSFETs FROM TTL**

Table 1 shows the guaranteed sourcing and sinking currents for different TTL families at their respective voltages. From this table, taking as an example of the 74LS series, it is apparent that, even with a sourcing current as low as 0.4 mA, the guaranteed logic one voltage is 2.4 V (2.7 V for 74LS and 74S). This is lower than the possible threshold of a power MOSFET. The use of a pull-up resistor in the output, as shown in figure 7, takes the drive voltage up to 5 V, as necessary to drive the gate of Logic Level power MOSFETs, but is not sufficient to fully enhance standard power MOSFETs. Section 8 covers the drive characteristics of the logic level devices in detail.

**TABLE 1 - DRIVING POWER MOSFETs FROM TTL (Totem Pole Outputs)**

<table>
<thead>
<tr>
<th>Logic conditions</th>
<th>54/74</th>
<th>54H/74H</th>
<th>(54L)/74L</th>
<th>(54LS)/74LS</th>
<th>74S</th>
</tr>
</thead>
<tbody>
<tr>
<td>Logic Zero</td>
<td>16 mA</td>
<td>20 mA</td>
<td>20 mA</td>
<td>(4)/8</td>
<td>20 mA 0.5 V</td>
</tr>
<tr>
<td>Min. sink current for VOL</td>
<td>≤ 0.4 V</td>
<td>≤ (0.4 V)</td>
<td>≤ (0.3 V)/0.4 V</td>
<td>≤ 0.4 V/0.5 V</td>
<td></td>
</tr>
<tr>
<td>Logic One</td>
<td>-0.4 mA</td>
<td>-0.5 mA</td>
<td>-0.2 mA</td>
<td>- 0.4 mA</td>
<td>- 1 mA</td>
</tr>
<tr>
<td>Max. source current for VOH</td>
<td>≥ 2.4 V</td>
<td>≥ 2.4 V</td>
<td>≥ 2.4 V</td>
<td>≥ (2.5 V)/2.7 V</td>
<td></td>
</tr>
<tr>
<td>Typical Gate Propagation Delay</td>
<td>10 ns</td>
<td>7 ns</td>
<td>50 ns</td>
<td>12 ns</td>
<td>4 ns</td>
</tr>
</tbody>
</table>

Open collector buffers, like the 7406, 7407, etc., possibly with several drivers connected in parallel as shown in figure 9, give enough voltage to drive standard devices into “full enhancement”, i.e. data sheet on-resistance. The impedance of this drive circuit, however, gives relative long switching times. Whenever better switching performance is required, interface circuits should be added to provide fast current sourcing and sinking to the gate capacitances. One simple interface circuit is the complementary source-follower stage shown in figure 9. To drive a MOSFET with a gate charge of 60 nC in 60 ns an average gate current of 1 A has to be supplied by the gate drive circuit, as indicated in INT-944. The on-resistance of the gate drive MOSFETs has to be low enough to support the desired switching times.

With a gate charge of 60 nC and at a switching frequency is 100 kHz, the power lost in the gate drive circuit is approximately:

\[ P = V_{GS} \times Q_G \times f = 12 \times 60 \times 10^{-9} \times 100 \times 10^3 = 72 \text{ mW} \]

The driver devices must be capable of supplying 1 A without significant voltage drop, but hardly any power is dissipated in them.
While the same general considerations presented above for TTL would also apply to C-MOS, there are three substantial differences that should be kept in mind:

1. C-MOS has a more balanced source/sink characteristic that, on a first approximation, can be thought of as a 500 Ω resistance for operation over 8 V and a 1 kΩ for operation under 8 V (table 2).
2. C-MOS can operate from higher supply voltages than 5 V so that power MOSFET saturation can be guaranteed.
3. Switching times are longer than those for TTL (table 2).

When C-MOS outputs are directly coupled to the gate of a power MOSFET, the dominant limitation to performance is not the switching time, but the internal impedance (assuming that C-MOS are operated from a 10 V or higher voltage supply). It will certainly not be able to turn-off the power MOSFET as fast as the TTL, while the turn-on waveform will be slightly better than what can be achieved with a 7407 with a 680 Ω pull-up resistor. Of course, gates can be paralleled in any number to lower the impedance and this makes C-MOS a very simple and convenient means of driving power MOSFETs. Drivers can also be used, like the 4049 and 4050 which have a much higher current sinking capability (table 2), but they do not yield any significant improvement in current sourcing.

For better switching speeds, buffer circuits, like the one shown in figure 9, should be considered, not only to provide better current sourcing and sinking capability, but also to improve over the switching times of the C-MOS output itself and the dv/dt noise immunity.
DRIVING POWER MOSFETS FROM LINEAR CIRCUITS

The complementary source follower configuration of figure 9 can also be used in linear applications to improve drive capability from an opamp or other analog source. Most operational amplifiers have a very limited slew rate, in the order of few V/μs. This would limit the bandwidth to less than 25 kHz. A larger bandwidth can be obtained with better operational amplifiers followed by a current booster, like the ones shown in figures 10 or 11. For a system bandwidth of 1 MHz, the opamp bandwidth must be significantly higher than 1 MHz and its slew rate at least 30 V/μs.

When analog signals determine the switching frequency or duty cycle of a Power MOSFETs, as in PWM applications, a voltage comparator is normally used to command the switching. Here, too, the limiting factors are the slew rate of the comparator and its current drive capability. Response times under 40 ns can be obtained at the price of low output voltage swing (TTL compatible). Once again, the use of output buffers like the ones shown in figures 9, may be necessary to improve drive capability and dV/dt immunity. If better switching speeds are desired, Q fast op-amp should be used.

In many applications, when the power MOSFET is turned on, current transfers from a freewheeling diode into the power MOSFET. If the switching speed is high and the stray inductances in the diode path are small, this transfer can occur in such a short time as to cause a reverse recovery current in the diode high enough to short out the dc bus. For this reason, it may be necessary to slow down the turn-on of the power MOSFET while leaving the turn-off as fast as practical. Low impedance pulse shaping circuits can be used for this purpose, like the ones in figures 12 and 13.
**Gate Drive Characteristics and Requirements for Power MOSFETs**

**DRIVE CIRCUITS NOT REFERENCED TO GROUND**

To drive a power MOSFET into saturation, an appropriate voltage must be applied between the gate and source. If the load is connected between source and ground, and the drive voltage is applied between gate and ground, the effective voltage between gate and source decreases as the device turns on. An equilibrium point is reached in which the amount of current flowing in the load is such that the voltage between gate and source maintains that amount of drain current and no more. Under these conditions the voltage drop across the MOSFET is certainly higher than the threshold voltage and the power dissipation can be very high. For this reason, the gate drive circuit is normally referenced to the source rather than to the ground. There are basically three ways of developing a gate drive signal that is referenced to a floating point:

1. By means of optically coupled isolators.
2. By means of pulse transformers.

**MGDs WITH OPTOCOUPLERS**

Most optocouplers require a separate supply grounded to the source on the receiving end of the optical link and a booster stage at the output, as shown in figure 14a. One of the major difficulties encountered in the use of optocouplers is their susceptibility to noise. This is of particular relevance in applications where high currents are being switched rapidly. Because of the dV/dt seen by the VEE pin, the optocoupler needs to be rated for high dV/dt, in the order of 10 V/ns.

Figure 15 a shows an MGD with under-voltage lockout and negative gate bias. When powered with a 19 V floating source, the gate drive voltage swings between +15 V and -3.9 V. D1 and R2 offset the emitter voltage by 3.9 V. The switching waveforms shown in figure 15 b are similar to those in figure 14 b except for the negative bias. Q3, D2 and R5 form the under-voltage lockout circuit.

The LED D2 is used as low voltage, low current reference diode. Q3 turns on when the voltage at the anode of D2 exceeds the sum of the forward voltage of LED and the base-emitter voltage of Q3. This enables the operation of the optocoupler. The tripping point of the under-voltage lock-out circuit is 17.5 V. The start-up waveforms are shown in figure 16.
PULSE TRANSFORMERS

A pulse transformer is, in principle, a simple, reliable and highly noise-immune method of providing isolated gate drive. Unfortunately it has many limitations that must be overcome with additional components. A transformer can only transfer to the secondary the AC component of the input signal. Consequently, their output voltage swings from negative to positive by an amount that changes with the duty cycle, as shown in figure 23. As a stand-alone component they can be used for duty cycles between 35 % and 65 %.
They have the additional advantage of providing a negative gate bias. One additional limitation of pulse transformers is the fact that the gate drive impedance is seriously degraded by the leakage inductance of the transformer. Best results are normally obtained with a few turns of twisted AWG30 wire-wrap wire on a small ferrite core.

Lower gate drive impedance and a wider duty-cycle range can be obtained with the circuit in figure 24a. In this circuit, Q1 and Q2 (a single Micro-8 package) are used to buffer the input and drive the primary of the transformer. The complementary MOS output stage insures low output impedance and performs wave shaping. The output stage is fed by a dc restorer made by C2 and D1 that references the signal to the positive rail. D1 and D2 are also used to generate the gate drive voltage.

The input and output wave form with 1 nF load capacitance are shown in figure 24b. The turn-on and turn-off delays are 50 ns. The rise and fall times are determined by the 10 Ω resistor and the capacitive load. This circuit will operate reliably between 20 kHz and 500 kHz, with on/off times from 0.5 μs to 15 μs.
Due to the lack of an under voltage lock-out feature, the power-up and power down behavior of the circuit is important. Intentionally C1 and C2 are much bigger in value then C3 so that the voltage across C3 rises to an adequate level during the first incoming pulse. The power-up wave forms at 50 kHz switching frequency and 50 % duty cycle are shown in figure 25. During the first pulse, the output voltage is 10 V only, and drops back below 10 V at the fifth pulse.
The power down of the circuit is smooth and free from voltage spikes. When the pulse train is interrupted at the input, the C2 capacitor keeps the input of the CMOS inverter high and R1 discharges C3. By the time the input to the CMOS inverter drops below the threshold voltage of Q4, C3 is completely discharged and the output remains low.

The addition of a MOS-Gate Driver IC improves the performance of the circuit in figure 24a, at the expenses of prop delay. The circuit shown in figure 26a has the following features:
- No secondary supply required
- Propagation delay ~ 500 ns (C_L = 10 nF)
- Duty cycle range 5 % to 85 %
- Nominal operating frequency 50 kHz (20 kHz to 100 kHz)
- Short circuit protection with V_CE sensing.
  Threshold V_CE = 7.5 V
- Undervoltage lock-out at V_CC = 9.5 V
- Over voltage lock out at V_CC = 20 V
Gate Drive Characteristics and Requirements for Power MOSFETs

The short circuit protection is implemented with a $V_{CE}$ sensing circuit in combination with the current sense input. When the HO pin if U2 goes high R3 starts charging C5. Meanwhile the IGBT turns on, the collector voltage drops to the saturation level, D5 goes into conduction and C5 discharges. When the collector voltage is high, D5 is reverse biased and the voltage on C5 keeps raising. When C5 voltage exceeds 250 mV shuts down the output. The fault to shut-down delay is approximately 2 μs.

For operation with a large duty cycle, several options are available. The circuits described in AN-950 use a saturating transformer to transfer the drive charge to the gate. The circuit shown in figure 28a, on the other hand, achieves operation over a wide range of duty cycles by using the MGD as a latch. It has the following features:
- Frequency range from DC to 900 kHz
- Turn-on delay: 250 ns
- Turn-off delay 200 ns
- Duty cycle range from 1 % to 99 % at 100 kHz.
- Under voltage and over voltage lockout
- Optional short circuit protection, as shown in figure 26a

In the circuit of figure 28a the transformer is small (8 turns), since it transmits only short pulses to the secondary side. The MGD on the secondary side of the transformer is latched by the feedback resistor R4. Figures 28b and 28c show the performance of this circuit at the two extremes of 900 kHz and 2.5 Hz.

![Fig. 26b - Waveforms Associated with the Circuit of Figure 26a.](image)

![Fig. 27 - Shutdown due to high $V_{CE}$sat.](image)

![Fig. 28a - Transformer-coupled MGD for Operation from DC to 900 kHz](image)
CHOPPING GATE DRIVES
Chopper circuits can maintain a gate drive signal for an indefinite period of time, have good noise immunity performance and, with some additional circuitry, the isolated supply can be avoided.

The basic operating principle is shown in figure 29. To turn on the MOSFET, a burst of high frequency is transmitted to the secondary side. The MOSFET is turned off by interrupting the high frequency. The diode and the bipolar transistor form a crowbar that rapidly discharges the gate.

In addition to providing the gate drive signal, the high frequency transformer is frequently used to power auxiliary circuitry, like short-circuit protection, thus avoiding a dedicated supply.

DRIVE REQUIREMENTS AND SWITCHING CHARACTERISTICS OF LOGIC LEVEL POWER MOSFETs
Many applications require a power MOSFET to be driven directly from 5 V logic circuitry. The on-resistance of standard power MOSFETs is specified at 10 V gate drive, and are generally not suitable for direct interfacing to 5 V logic unless an oversized MOSFET is employed.

Logic level power MOSFETs are specifically designed for operation from 5 V logic and have guaranteed on-resistance at 5 V or 4.5 V gate voltage. Some have guaranteed on-resistance at 2.7 V.

Some important considerations for driving logic level power MOSFETs are discussed in this section and typical switching performance of these is illustrated when driven by some common logic drive circuits.

COMPARISON TO STANDARD POWER MOSFETs
Some devices are available as logic-level power MOSFETs as well as standard power MOSFETs. The logic-level version uses a thinner gate oxide and different doping concentrations. This has the following effects on the input characteristics:
- Gate threshold voltage is lower
- Transconductance is higher
- Input capacitance is higher
- Gate-source breakdown voltage is lower

While input characteristics are different, reverse transfer capacitance, on-resistance, drain-source breakdown voltage, avalanche energy rating, and output capacitance are all essentially the same. Table 3 summarizes the essential comparisons between standard and logic level power MOSFETs.
The gate charge for full enhancement of the logic level power MOSFET is, however, about the same as for a standard power MOSFET because the higher input capacitance is counteracted by lower threshold voltage and higher transconductance. Since the logic level power MOSFET needs only one half the gate voltage, the drive energy is only about one half of that needed for the standard power MOSFET. Since the gate voltage is halved, the gate drive resistance needed to deliver the gate charge in a given time is also halved, relative to a standard power MOSFET. In other words, for the same switching speed as a standard power MOSFET, the drive circuit impedance for the logic level power MOSFET must be approximately halved.

The equivalence of switching times at one half the gate resistance for the logic level power MOSFET is illustrated by the typical switching times for the power MOSFETs shown in table 4, using datasheet test conditions.

### TABLE 3 - ESSENTIAL COMPARISONS OF STANDARD AND LOGIC LEVEL POWER MOSFETS

<table>
<thead>
<tr>
<th>Characteristics and Ratings</th>
<th>Standard Power MOSFETs (IRF, SIHF Series)</th>
<th>Comparable Logic Level Power MOSFETs (IRL, SIHL Series)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gate Threshold Voltage ( V_{G\text{S(on)}} )</td>
<td>2 V to 4 V</td>
<td>1 V to 2 V</td>
</tr>
<tr>
<td>On-Resistance ( R_{D\text{S(on)}} )</td>
<td>Logic level power MOSFET has same value of ( R_{D\text{S(on)}} ) ( V_{G\text{S}} = 5 ) V as standard power MOSFET at ( V_{G\text{S}} = 10 ) V ( R_{D\text{S(on)}} ) of logic level power MOSFET also speed at ( V_{G\text{S}} = 4 ) V</td>
<td></td>
</tr>
<tr>
<td>Transconductance ( g_{fs} )</td>
<td>Typically 39 % larger for logic level power MOSFET</td>
<td></td>
</tr>
<tr>
<td>Input Capacitance ( C_{rss} )</td>
<td>Typically 33% larger for logic level power MOSFET</td>
<td></td>
</tr>
<tr>
<td>Output Capacitance ( C_{rss} )</td>
<td>Essentially the same</td>
<td></td>
</tr>
<tr>
<td>Reverse Transfer Capacitance ( C_{rss} )</td>
<td>Essentially the same</td>
<td></td>
</tr>
<tr>
<td>Gate Charge Gate Source ( Q_{gs} )</td>
<td>Essentially the same</td>
<td></td>
</tr>
<tr>
<td>Gate Drain ( Q_{gd} )</td>
<td>Essentially the same</td>
<td></td>
</tr>
<tr>
<td>Total ( Q_{g} )</td>
<td>Essentially same as ( V_{G\text{S}} = 10 ) V</td>
<td>Essentially same at ( V_{G\text{S}} = 5 ) V</td>
</tr>
<tr>
<td>Drain Source Breakdown Voltage ( B_{V\text{DSS}} )</td>
<td>Same</td>
<td></td>
</tr>
<tr>
<td>Continuous Drain Current ( I_{D} )</td>
<td>Same</td>
<td></td>
</tr>
<tr>
<td>Single Pulse Avalanche Energy ( E_{AS} )</td>
<td>Same</td>
<td></td>
</tr>
<tr>
<td>Max. Gate-source Voltage ( V_{G\text{S}} )</td>
<td>( \pm 20 ) V</td>
<td>( \pm 10 ) V</td>
</tr>
</tbody>
</table>

### TABLE 4 - TYPICAL RESISTIVE SWITCHING TIMES

<table>
<thead>
<tr>
<th>Gate Resistance ( R_{g} ) (( \Omega ))</th>
<th>Gate Voltage ( V_{G\text{S}} ) (V)</th>
<th>Drain Current ( I_{D} ) (A)</th>
<th>Typical Values (ns)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>( t_{d(on)} )</td>
<td>( t_{r} )</td>
<td>( t_{d(on)} )</td>
</tr>
<tr>
<td>9 (( \Omega ))</td>
<td>10</td>
<td>28</td>
<td>15 72 40 50</td>
</tr>
<tr>
<td>4.5 (( \Omega ))</td>
<td>5</td>
<td>28</td>
<td>15 72 44 56</td>
</tr>
</tbody>
</table>

TTL families do not actually deliver 5 V in their \( V_{OH} \) condition, even into an open circuit. The 5 V level can, however, be reached by the addition of a pull-up resistor from the output pin to the 5 V bus, as illustrated in figure 30. Without the pull-up resistor, the \( R_{D\text{S(on)}} \) value at \( V_{G\text{S}} = 5 \) V may not be attained, and the value specified at \( V_{G\text{S}} = 4 \) V should be used for worst case design.

![Fig. 29](image-url)  
**Fig. 29**

![Fig. 30](image-url)  
**Fig. 30 - Pull-up Resistor used to Deliver 5 V Gate Drive**
**DRIVING LOGIC LEVEL POWER MOSFETs**

The gate threshold voltage of MOSFETs decreases with temperature. At high temperature it can approach the $V_{OL\,(\text{max})}$ specification of the logic driver. Care should be exercised to insure that $V_{TH\,(\text{min})}$ at the highest operating temperature is greater than $V_{OL\,(\text{max})}$ of the various logic families in order to guarantee complete turn off.

Common source inductance plays a significant role in switching performance. In the circuit of figure 31a the switching performance is degraded due to the fact that $V_{GS}$ is reduced by $(L_S + L_W)\frac{dI}{dt}$, where $dI/dt$ is the rate of change of the drain current. By eliminating $L_W$ from the drive circuit, $V_{GS}$ can approach the applied drive voltage because only $L_S$ (the internal source inductance) is common.

This can be done by separately connecting the power return and the drive signal return to the source pin of the switching power MOSFET, as shown in figure 31b. Thus, the load current $I_D$ does not flow through any of the external wiring of the drive circuit; consequently, only the internal source inductance $L_S$ is common to both load and drive circuits.

In the case of logic level power MOSFETs, for which $V_{GS}$ is 5 V and not 10 V, the loss of drive voltage due to common mode inductance has proportionately twice the effect as it would on a 10 V drive signal, even though actual values of $L_S$ and $L_W$ are the same.

**SIMPLE AND INEXPENSIVE METHODS TO GENERATE ISOLATED GATE DRIVE SUPPLIES**

In several applications, dc-to-dc converters are used to power the MOS gate driver. Although the gate drive requires little power, the noisy environment, the isolation voltage and creepage distance requirements and the high $dV/dt$ between the primary and secondary size make the design of the dc-to-dc converter somewhat complicated. Its key parameters are listed below: output voltage, current. The output voltage of the dc-to-dc converter is the sum of the positive and negative drive voltage to the gate. The load current required from the dc-to-dc converter is the sum of the current consumption of the drive circuit and the average drive current to the gate.

$dV/dt$ capability. When the dc-to-dc converter powers a high side switch, the secondary side of the converter is connected to the output of the power circuit. The rapid change of high voltage at the output of power circuit stresses the isolation of the transformer and injects noise to the primary side of the transformer. Switching noise at the primary side disturbs the operation of the converter and the control circuit for the power stage, causing false triggering and shoot-through. Therefore a transformer with high voltage isolation, appropriate creepage distances and low winding-to-winding capacitance is required in this application.

Small size. To reduce the interwinding capacitances the transformer must be made small. This implies operation at high frequency. Small size and compact layout help reducing the EMI and RFI generated by the converter. Figure 33a shows a forward converter made with two CD4093 gates to generate the clock and drive the MOSFET. Energy as transferred to the secondary when the MOSFET is on, in about 33 % of the cycle. When the MOSFET is off, the secondary winding is used to demagnetize the transformer and transfer the magnetizing energy to the load, thus eliminating the need for a demagnetizing winding. The switching waveforms are shown in figure 33b. The ringing in the drain voltage during the fly-back period is due to the loose coupling between the primary and the secondary windings. The load current vs. output voltage characteristic of the circuit is shown in figure 34. When the output current falls below 5 mA, the circuit works as flyback converter because the demagnetizing current flows through the output. A minimum load of 5 mA is required to limit the output voltage at 15 V.
If the converter is loaded with a constant and predictable load, a zener can provide the necessary regulation. Otherwise a three-terminal regulator or a small zener-driven MOSFET may be necessary. The circuit in figure 35a is similar to the previous one, except that the higher switching frequency is higher (500 kHz) and the transformer is smaller. The remaining three gates in the package are connected in parallel to drive the MOSFET and reduce the switching losses. The switching waveforms are shown in figure 35b. The output resistance \( R_{\text{OUT}} \) of this circuit is higher than the circuit shown in figure 33a, mainly because the stray inductance of the smaller transformer is higher and the effects of the stray inductance are higher. Figure 37a shows a pushpull operated at 500 kHz. The single gate oscillator produces a 50% duty cycle output, while the remaining gates in the package are used to drive the push-pull output stage. The primary of the transformer sees half the voltage compared to the previous circuit, therefore the number of turns at the primary were reduced to half.
PHOTOVOLTAIC GENERATORS AS GATE DRIVERS

A photovoltaic generator is a solid state power supply powered by light, normally an LED. The combination of the LED and the photovoltaic generator in one package is called a photovoltaic isolator or PVI and is available in a 8 pin DIP package. As a voltage source, the PVI can function as a “dc transformer” by providing an isolated low current to a load. While an optoisolator requires a bias supply to transmit a signal across a galvanic barrier, the PVI actually transmits the energy across the barrier. More information on the PVI can be found in application note GBAN-PVI-1 which appears in the Microelectronic Relay Designer’s Manual. This data book also contains the data sheet for the photovoltaic isolator, the PVI1050. A circuit is also provided in the AN to significantly speed up turn off of the switch. As a gate driver the PVI has significant limitations: its short circuit current is in the order of 30 μA with a very high internal impedance. Its simplicity, however, makes it appealing in solid-state relay replacements, where switching times are not important and switching transients are not present.

A typical application is the ac switch described below. The IGBT and the power MOSFET are not suited to switching AC waveforms directly. The IGBT can only conduct current in one direction while the power MOSFET has an anti-parallel diode that will conduct during every negative half-cycle. Bidirectional blocking capability can be achieved by connecting two power MOSFETs source to source, or two IGBTs with anti-parallel diodes emitter to emitter.

In the case of the MOSFET, there is the possibility that, for low current levels, the current flows through both MOSFET channels, instead that one MOSFETs and diode, thereby achieving lower overall voltage drop. The MOSFET channel is a bidirectional switch, that is, it can conduct current in the reverse direction.
Gate Drive Characteristics and Requirements for Power MOSFETs

If the voltage across the MOSFET channel is less than the $V_F$ of the intrinsic diode (which typically has a higher $V_F$ than discrete diodes), then the majority of the current will flow through the MOSFET channel instead of the intrinsic diode. The gate drive for both the MOSFETs and IGBTs must be referenced to the common sources or emitters of the devices. Since this node will be swinging with the AC waveform, an isolated drive is necessary.

**RESONANT GATE DRIVE TECHNIQUES**

As indicated in section 14, gate drive losses in hard switching are equal to $Q_{gs} \times V_{GS} \times f$. An IRF630, SiHF630 operated at 10 MHz with a gate voltage of 12 V would have gate drive losses of 3.6 W, independent from the value of the gate drive resistor. Clearly, to achieve hard switching at this frequency, the resistance of the gate drive circuit is limited to whatever is associated with the internal impedance of the driver and with the gate structure of the device itself. Furthermore, the stray inductance of the gate drive circuit must be limited to tens of nH. The design and layout of such a circuit is not an easy task.

An alternative method to drive the gate in such an application is to design a resonant circuit that makes use of the gate capacitance and stray inductance as its reactive components, adding whatever inductance is necessary to achieve resonance at the desired frequency. This method can reduce the peak of the gate drive current and losses in half, while simplifying the design of the gate drive circuit itself. Since the gate charge is not dissipated at every switching transition, but stored in a reactive component, the gate drive losses are proportional to the resistance of the gate drive circuit, rather than being independent from it. More information on this gate drive method can be found in an article by El-Hamamsy: Design of High-Efficiency RF Class-D Power Amplifier and in references at the end of this article (IEEE Transactions on Power Electronics, May 1994, page 297).

**Related Topics:**
- MOS-gate driver ICs
- Transformer drive with wide duty cycle capability
- Gate charge
- Three-phase MOS-gate driver
- Photovoltaic isolators (PVI)