
COMPLIANT HALOGEN

**FREE** 



# **E Series Power MOSFET**

PRODUCT SUMMARY					
V <sub>DS</sub> (V) at T <sub>J</sub> max.	700				
R <sub>DS(on)</sub> max. at 25 °C (Ω)	V <sub>GS</sub> = 10 V 0.145				
Q <sub>g</sub> max. (nC)	122				
Q <sub>gs</sub> (nC)	21				
Q <sub>gd</sub> (nC)	37				
Configuration	Single				



#### **FEATURES**

- Low figure-of-merit (FOM) Ron x Qq
- Low input capacitance (Ciss)
- · Reduced switching and conduction losses
- Ultra low gate charge (Q<sub>q</sub>)
- Avalanche energy rated (UIS)
- Material categorization: for definitions of compliance please see <a href="https://www.vishav.com/doc?99912"><u>www.vishav.com/doc?99912</u></a>



- Server and telecom power supplies
- Switch mode power supplies (SMPS)
- Power factor correction power supplies (PFC)
- Lighting
  - High-intensity discharge (HID)
  - Fluorescent ballast lighting
- Industrial
  - Welding
  - Induction heating
  - Motor drives
  - Battery chargers
  - Renewable energy
  - Solar (PV inverters)

ORDERING INFORMATION			
Package	D <sup>2</sup> PAK (TO-263)		
	SiHB24N65E-GE3		
Lead (Pb)-free and Halogen-free	SiHB24N65ET1-GE3		
	SiHB24N65ET5-GE3		

<b>ABSOLUTE MAXIMUM RATINGS (To</b>	$_{\rm C}$ = 25 °C, un	less otherwis	se noted)		
PARAMETER			SYMBOL	LIMIT	UNIT
Drain-Source Voltage			$V_{DS}$	650	V
Gate-Source Voltage			$V_{GS}$	± 30	v
Continuous Proin Current (T = 150 °C)	V <sub>GS</sub> at 10 V	$T_C = 25 ^{\circ}C$ $T_C = 100 ^{\circ}C$	- I <sub>D</sub>	24	
Continuous Drain Current (T <sub>J</sub> = 150 °C)	V <sub>GS</sub> at 10 V	T <sub>C</sub> = 100 °C		16	Α
Pulsed Drain Current <sup>a</sup>			I <sub>DM</sub>	70	
Linear Derating Factor				2	W/°C
Single Pulse Avalanche Energy b			E <sub>AS</sub>	508	mJ
Maximum Power Dissipation			P <sub>D</sub>	250	W
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C
Drain-Source Voltage Slope T <sub>J</sub> = 125 °C		-0.77-11	37	V/ns	
Reverse Diode dV/dt <sup>d</sup>			dV/dt	11	V/ns
Soldering Recommendations (Peak Temperature) c for 10 s				300	°C

#### Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature.
- b.  $V_{DD}$  = 50 V, starting  $T_J$  = 25 °C, L = 28.2 mH,  $R_g$  = 25  $\Omega$ ,  $I_{AS}$  = 6 A.
- c. 1.6 mm from case.
- d.  $I_{SD} \leq I_{D}, \; dI/dt = 100 \; A/\mu s, \; starting \; T_{J} = 25 \; ^{\circ}C.$



# Vishay Siliconix

THERMAL RESISTANCE RATINGS						
PARAMETER SYMBOL TYP. MAX. UNIT						
Maximum Junction-to-Ambient	R <sub>thJA</sub>	-	62	°C/W		
Maximum Junction-to-Case (Drain)	R <sub>thJC</sub>	-	0.5	C/VV		

PARAMETER	SYMBOL	TEST CONDITIONS			TYP.	MAX.	UNIT
Static		-					
Drain-Source Breakdown Voltage	V <sub>DS</sub>	V <sub>GS</sub> :	= 0 V, I <sub>D</sub> = 250 μA	650	-	-	V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Reference	to 25 °C, I <sub>D</sub> = 250 μA	-	0.72	-	V/°C
Gate-Source Threshold Voltage (N)	V <sub>GS(th)</sub>	V <sub>DS</sub> =	= V <sub>GS</sub> , I <sub>D</sub> = 250 μA	2	-	4	V
			V <sub>GS</sub> = ± 20 V		-	± 100	nA
Gate-Source Leakage	$I_{GSS}$		V <sub>GS</sub> = ± 30 V		_	± 1	μA
			= 650 V, V <sub>GS</sub> = 0 V	-	-	1	
Zero Gate Voltage Drain Current	$I_{DSS}$		/, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C	-	_	10	μA
Drain-Source On-State Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V		-	0.120	0.145	Ω
Forward Transconductance	9fs	V <sub>D</sub>	<sub>S</sub> = 8 V, I <sub>D</sub> = 5 A	-	7.1	-	S
Dynamic		•					
Input Capacitance	C <sub>iss</sub>		V <sub>GS</sub> = 0 V,	-	2740	-	
Output Capacitance	Coss	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 100 V, f = 1 MHz		-	122	-	pF
Reverse Transfer Capacitance	C <sub>rss</sub>			-	4	-	
Effective Output Capacitance, Energy Related <sup>a</sup>	C <sub>o(er)</sub>	V <sub>DS</sub> = 0 V to 520 V, V <sub>GS</sub> = 0 V		-	93	-	
Effective Output Capacitance, Time Related <sup>b</sup>	C <sub>o(tr)</sub>			-	352	-	
Total Gate Charge	Qg			-	81	122	
Gate-Source Charge	Q <sub>gs</sub>	V <sub>GS</sub> = 10 V	$V_{GS} = 10 \text{ V}$ $I_{D} = 12 \text{ A}, V_{DS} = 520 \text{ V}$		21	-	nC
Gate-Drain Charge	Q <sub>gd</sub>			-	37	-	1
Turn-On Delay Time	t <sub>d(on)</sub>			-	24	48	
Rise Time	t <sub>r</sub>	V <sub>DD</sub> =	V <sub>DD</sub> = 520 V, I <sub>D</sub> = 12 A,		84	126	200
Turn-Off Delay Time	t <sub>d(off)</sub>		= 10 V, $R_g = 9.1 \Omega$	-	70	105	ns
Fall Time	t <sub>f</sub>			-	69	104	
Gate Input Resistance	$R_g$	f = 1	MHz, open drain	-	0.68	-	Ω
<b>Drain-Source Body Diode Characteristic</b>	s						
Continuous Source-Drain Diode Current	I <sub>S</sub>	MOSFET symbol showing the integral reverse p - n junction diode		-	-	24	
Pulsed Diode Forward Current	I <sub>SM</sub>			-	-	70	A
Diode Forward Voltage	V <sub>SD</sub>	T <sub>J</sub> = 25 °C	C, I <sub>S</sub> = 12 A, V <sub>GS</sub> = 0 V	-	-	1.2	V
Reverse Recovery Time	t <sub>rr</sub>	1		-	433	-	ns
Reverse Recovery Charge	Q <sub>rr</sub>	$T_J = 25 \text{ °C, } I_F = I_S = 12 \text{ A,}$ $dI/dt = 100 \text{ A/µs, } V_R = 25 \text{ V}$		-	7.3	_	μC
Reverse Recovery Current	I <sub>RRM</sub>			_	28		A

#### Notes

- a.  $C_{oss(er)}$  is a fixed capacitance that gives the same energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 % to 80 %  $V_{DSS}$ . b.  $C_{oss(tr)}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 % to 80 %  $V_{DSS}$ .



## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Transfer Characteristics




Fig. 3 - Normalized On-Resistance vs. Temperature




Fig. 4 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 5 - Typical Gate Charge vs. Gate-to-Source Voltage






Fig. 6 - Typical Source-Drain Diode Forward Voltage




Fig. 7 - Maximum Safe Operating Area




Fig. 8 - Maximum Drain Current vs. Case Temperature




Fig. 9 - Temperature vs. Drain-to-Source Voltage




Fig. 10 - Normalized Thermal Transient Impedance, Junction-to-Case




Fig. 11 - Switching Time Test Circuit




Fig. 12 - Switching Time Waveforms




Fig. 13 - Unclamped Inductive Test Circuit




Fig. 14 - Unclamped Inductive Waveforms




Fig. 15 - Basic Gate Charge Waveform





Fig. 16 - Gate Charge Test Circuit



#### Peak Diode Recovery dV/dt Test Circuit






Fig. 17 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?91477">www.vishay.com/ppg?91477</a>.





### **TO-263AB (HIGH VOLTAGE)**







]	+		D1	4
	-E1-	<b>₩</b>	<u> </u>	7

	MILLIN	METERS	INC	HES
DIM.	MIN. MAX.		MIN.	MAX.
Α	4.06	4.83	0.160	0.190
A1	0.00	0.25	0.000	0.010
b	0.51	0.99	0.020	0.039
b1	0.51	0.89	0.020	0.035
b2	1.14	1.78	0.045	0.070
b3	1.14	1.73	0.045	0.068
С	0.38	0.74	0.015	0.029
c1	0.38	0.58	0.015	0.023
c2	1.14	1.65	0.045	0.065
D	8.38	9.65	0.330	0.380

	MILLIN	METERS	INC	HES	
DIM.	MIN.	MIN. MAX.		MAX.	
D1	6.86	-	0.270	-	
E	9.65	10.67	0.380	0.420	
E1	6.22	-	0.245	i	
е	2.54	BSC	0.100 BSC		
Н	14.61	15.88	0.575	0.625	
L	1.78	2.79	0.070	0.110	
L1	-	1.65	ı	0.066	
L2	-	1.78	i	0.070	
L3	0.25 BSC		0.010	BSC	
L4	4.78	5.28	0.188	0.208	

#### DWG: 5970 Notes

- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Dimensions are shown in millimeters (inches).

ECN: S-82110-Rev. A, 15-Sep-08

- 3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.
- 4. Thermal PAD contour optional within dimension E, L1, D1 and E1.
- 5. Dimension b1 and c1 apply to base metal only.
- 6. Datum A and B to be determined at datum plane H.
- 7. Outline conforms to JEDEC outline to TO-263AB.

Document Number: 91364 www.vishay.com Revision: 15-Sep-08





## RECOMMENDED MINIMUM PADS FOR D<sup>2</sup>PAK: 3-Lead



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



# **Legal Disclaimer Notice**

Vishay

## **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.