
Vishay Siliconix



E Series Power MOSFET

PRODUCT SUMMARY						
V _{DS} (V) at T _J max.	700					
R _{DS(on)} max. at 25 °C (Ω)	$V_{GS} = 10 V$	0.6				
Q _g max. (nC)	48					
Q _{gs} (nC)	6					
Q _{gd} (nC)	11					
Configuration	Single					



FEATURES

- Low figure-of-merit (FOM) Ron x Qg
- Low input capacitance (Ciss)
- Reduced switching and conduction losses
- Ultra low gate charge (Q_q)
- Avalanche energy rated (UIS)
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

APPLICATIONS

- Server and telecom power supplies
- Switch mode power supplies (SMPS)
- Power factor correction power supplies (PFC)
- Lighting
 - High-intensity discharge (HID)
 - Fluorescent ballast lighting
- Industrial
 - Welding
 - Induction heating
 - Motor drives
 - Battery chargers
 - Renewable energy
 - Solar (PV inverters)

	ORDERING INFORMATION	
ſ	Package	D ² PAK (TO-263)
	Lead (Pb)-free and Halogen-free	SiHB6N65E-GE3

PARAMETER	SYMBOL	LIMIT	UNIT		
Drain-Source Voltage	V _{DS}	650	v		
Gate-Source Voltage	V _{GS}	± 30	v		
Continuous Drain Current (T 150 °C)	V _{GS} at 10 V	T _C = 25 °C T _C = 100 °C		7	
Continuous Drain Current (T _J = 150 °C)	V_{GS} at 10 V $T_C = 100$	T _C = 100 °C	ID	5	А
Pulsed Drain Current ^a	I _{DM}	18			
Linear Derating Factor		0.63	W/°C		
Single Pulse Avalanche Energy ^b	E _{AS}	56	mJ		
Maximum Power Dissipation	PD	78	W		
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-55 to +150	°C		
Drain-Source Voltage Slope	d\//dt	37	1//20		
Reverse Diode dV/dt ^d	dV/dt	27	V/ns		
Soldering Recommendations (Peak Temperature) ^c		300	°C		

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature.

b. V_{DD} = 50 V, starting T_J = 25 °C, L = 28.2 mH, R_g = 25 Ω , I_{AS} = 2 A.

c. 1.6 mm from case.

d. $I_{SD} \leq I_D$, dI/dt = 100 A/µs, starting T_J = 25 °C.

Pb



Vishay Siliconix

PARAMETER	SYMBOL TYP. N		MAX		UNIT			
Maximum Junction-to-Ambient	R _{thJA}	-	62	62				
Maximum Junction-to-Case (Drain)	R _{thJC}	-	1.6		°C/W			
	1							
SPECIFICATIONS ($T_J = 25 \ ^{\circ}C$, (unless otherw	ise noted)						
PARAMETER	SYMBOL	1	TEST CONDITIONS		TYP.	MAX.	UNIT	
Static				MIN.				
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} = 0 V, I _D = 250 μA		650	-	-	V	
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$		Reference to 25 °C, $I_D = 1 \text{ mA}$		0.73	-	V/°C	
Gate-Source Threshold Voltage (N)	V _{GS(th)}		= V _{GS} , I _D = 250 μA	2	-	4	V	
- • •			$V_{GS} = \pm 20 V$		-	± 100	nA	
Gate-Source Leakage	I _{GSS}		-	-	± 1	μA		
			V _{GS} = ± 30 V = 650 V, V _{GS} = 0 V	-	-	1	μΑ	
Zero Gate Voltage Drain Current	I _{DSS}		/, V _{GS} = 0 V, T _J = 125 °C	-	-	10		
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V		-	0.5	0.6	Ω	
Forward Transconductance	9 _{fs}	V _{DS}	s = 30 V, I _D = 3 A	-	2	-	S	
Dynamic	•				•	•	•	
Input Capacitance	C _{iss}		V _{GS} = 0 V,		820	-		
Output Capacitance	C _{oss}		$V_{DS} = 100 V,$	-	40	-		
Reverse Transfer Capacitance	C _{rss}		f = 1 MHz	-	4	-		
Effective Output Capacitance, Energy Related ^a	C _{o(er)}		V_{DS} = 0 V to 520 V, V_{GS} = 0 V		36	-	pF	
Effective Output Capacitance, Time Related ^b	C _{o(tr)}	$ V_{DS} = 0$ V			117	-		
Total Gate Charge	Qg			-	24	48	nC	
Gate-Source Charge	Q _{gs}	$V_{GS} = 10 V$	$I_D = 3 \text{ A}, V_{DS} = 520 \text{ V}$	-	6	-		
Gate-Drain Charge	Q _{gd}			-	11	-		
Turn-On Delay Time	t _{d(on)}			-	14	28		
Rise Time	t _r	Vpp	= 520 V, I _D = 3 A,	-	12	24	ns	
Turn-Off Delay Time	t _{d(off)}	V _{GS} =	$= 10 \text{ V}, \text{ R}_{g} = 9.1 \Omega$	-	30	60		
Fall Time	t _f		5		20	40]	
Gate Input Resistance	R _g	f = 1	MHz, open drain	-	1.4	-	Ω	
Drain-Source Body Diode Characteristi	cs							
Continuous Source-Drain Diode Current	I _S	MOSFET sym showing the	MOSFET symbol showing the integral reverse p - n junction diode		-	7		
Pulsed Diode Forward Current	I _{SM}	•			-	18	A	
Diode Forward Voltage	V _{SD}	T _J = 25 °	C, I _S = 3 A, V _{GS} = 0 V	-	-	1.3	V	
Reverse Recovery Time	t _{rr}			-	237	-	ns	
Reverse Recovery Charge	Q _{rr}		$25 \text{ °C}, I_F = I_S = 3 \text{ A},$	-	2.2	-	μC	
Reverse Recovery Current	I _{RRM}	dl/dt = 100 A/µs, V _R = 25 V		_	16	_	A	

Notes

a. $C_{oss(er)}$ is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DSS} . b. $C_{oss(tr)}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DSS} .

2



Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature





Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage





S15-0399-Rev. B, 16-Mar-15

3 technical questions, contact; hym@vishav Document Number: 91544

For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



Vishay Siliconix




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Case Temperature





Fig. 10 - Temperature vs. Drain-to-Source Voltage





S15-0399-Rev. B, 16-Mar-15

4

For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



Vishay Siliconix




Fig. 12 - Switching Time Test Circuit




Fig. 13 - Switching Time Waveforms




Fig. 14 - Unclamped Inductive Test Circuit




Fig. 15 - Unclamped Inductive Waveforms




Fig. 16 - Basic Gate Charge Waveform




Fig. 17 - Gate Charge Test Circuit

5



Vishay Siliconix

Peak Diode Recovery dV/dt Test Circuit




Fig. 18 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91544.

H

A1

B

Gauge plane

L3

Detail "A" Rotated 90° CW scale 8:1

0° to 8° **Vishay Siliconix**

Seating plane

TO-263AB (HIGH VOLTAGE)

∕3 ⁄4 A

н

∕₅∖

Detail A

(Datum A)

D

 $\underline{4}$ 11

	2	-	Y 2 x b2 2 x b ⊕ 0.010 @ A(■ ating 5 b1, b b1, b b1, b c) c) c) c) c) c) c) c) c) c)	$\begin{array}{c} c_{1} \\ c_{1} \\ c_{2} \\ c_{3} \\ c_{4} \\ c_{5} \\ c_{5} \\ c_{7} \\$	a - 1		Ū.	1 <u>4</u>	
	MILLIN	MILLIMETERS IN		HES			MILLIMETERS		INCHES	
DIM.	MIN.	MAX.	MIN.	MAX.		DIM.	MIN.	MAX.	MIN.	MAX.
А	4.06	4.83	0.160	0.190		D1	6.86	-	0.270	-
				0.010		-		10.07	0.000	0.420
A1	0.00	0.25	0.000	0.010		E	9.65	10.67	0.380	0.120
A1 b	0.00 0.51	0.25 0.99	0.000	0.010		E1	9.65 6.22	- 10.67	0.380	-
							6.22	- 10.67 - BSC	0.245	- BSC
b	0.51	0.99	0.020	0.039		E1	6.22	-	0.245	-
b b1	0.51 0.51	0.99 0.89	0.020 0.020	0.039 0.035		E1 e	6.22 2.54	- BSC	0.245	-) BSC
b b1 b2	0.51 0.51 1.14	0.99 0.89 1.78	0.020 0.020 0.045	0.039 0.035 0.070		E1 e H	6.22 2.54 14.61	- BSC 15.88	0.245 0.100 0.575	-) BSC 0.625
b b1 b2 b3	0.51 0.51 1.14 1.14	0.99 0.89 1.78 1.73	0.020 0.020 0.045 0.045	0.039 0.035 0.070 0.068		E1 e H L	6.22 2.54 14.61 1.78	- BSC 15.88 2.79	0.245 0.100 0.575 0.070	- 0 BSC 0.625 0.110
b b1 b2 b3 c	0.51 0.51 1.14 1.14 0.38	0.99 0.89 1.78 1.73 0.74	0.020 0.020 0.045 0.045 0.015	0.039 0.035 0.070 0.068 0.029		E1 e H L L1	6.22 2.54 14.61 1.78 - -	- BSC 15.88 2.79 1.65	0.245 0.100 0.575 0.070 - -	- 0 BSC 0.625 0.110 0.066
b b1 b2 b3 c c1	0.51 0.51 1.14 1.14 0.38 0.38	0.99 0.89 1.78 1.73 0.74 0.58	0.020 0.020 0.045 0.045 0.015 0.015	0.039 0.035 0.070 0.068 0.029 0.023		E1 e H L L1 L2	6.22 2.54 14.61 1.78 - -	- BSC 15.88 2.79 1.65 1.78	0.245 0.100 0.575 0.070 - -	- 0 BSC 0.625 0.110 0.066 0.070

А

Notes

1. Dimensioning and tolerancing per ASME Y14.5M-1994.

2. Dimensions are shown in millimeters (inches).

3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.

4. Thermal PAD contour optional within dimension E, L1, D1 and E1.

5. Dimension b1 and c1 apply to base metal only.

6. Datum A and B to be determined at datum plane H.

7. Outline conforms to JEDEC outline to TO-263AB.



www.vishay.com

1



RECOMMENDED MINIMUM PADS FOR D²PAK: 3-Lead



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

© 2025 VISHAY INTERTECHNOLOGY, INC. ALL RIGHTS RESERVED

Revision: 01-Jan-2025

1