
Vishay Siliconix

Si5429DU

www.vishay.com



PowerPAK[®] ChipFET[®] Single





Marking code: BH


| PRODUCT SUMMARY | | | | | | |
|---|--------|--|--|--|--|--|
| V _{DS} (V) | -30 | | | | | |
| $R_{DS(on)}$ max. (Ω) at V_{GS} = -10 V | 0.015 | | | | | |
| $R_{DS(on)}$ max. (Ω) at V_{GS} = -4.5 V | 0.022 | | | | | |
| Q _g typ. (nC) | 20 | | | | | |
| I _D (A) a | -12 | | | | | |
| Configuration | Single | | | | | |

FEATURES

- TrenchFET[®] power MOSFET
- Thermally enhanced PowerPAK[®] ChipFET[®] package
 Small footprint area, thin 0.8 mm profile
 Low on-resistance
- 100 % R_g tested
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

APPLICATIONS

- · Power management for
 - mobile computing
 - Adaptor switch
 - Load switch
 - DC/DC converter



| ORDERING INFORMATION | | | | |
|---------------------------------|--|--|--|--|
| Package | PowerPak [®] ChipFet [®] | | | |
| Lead (Pb)-free and halogen-free | Si5429DU-T1-GE3 | | | |

| PARAMETER | | SYMBOL | LIMIT | UNIT | |
|--|------------------------|-----------------------------------|------------------------|------|--|
| Drain-source voltage | | V _{DS} | -30 | V | |
| Gate-source voltage | | V _{GS} | ± 20 | | |
| Continuous drain current (T _J = 150 °C) | T _C = 25 °C | | -12 ^a | | |
| | T _C = 70 °C | | -12 ^a | | |
| | T _A = 25 °C | I _D | -11.8 ^{b, c} | | |
| | T _A = 70 °C | | -9.4 ^{b, c} | А | |
| Pulsed drain current (t = 300 µs) | | I _{DM} | -50 | | |
| | T _C = 25 °C | | -12 ^a | | |
| Continuous source-drain diode current | T _A = 25 °C | I _S | -11.86 ^{b, c} | | |
| | T _C = 25 °C | | 31 | | |
| Manimum and a straight and | T _C = 70 °C | | 20 | | |
| Maximum power dissipation | T _A = 25 °C | P _D | 3.1 ^{b, c} | W | |
| | T _A = 70 °C | | 2 b, c | | |
| Operating junction and storage temperature range | | T _J , T _{stg} | -55 to +150 | | |
| Soldering recommendations (peak tempera | | 260 | °C | | |

THERMAL RESISTANCE RATINGS

| PARAMETER | | SYMBOL | TYPICAL | MAXIMUM | UNIT |
|----------------------------------|--------------|-------------------|---------|---------|------|
| Maximum junction-to-ambient b, f | t ≤ 5 s | R _{thJA} | 34 | 40 | °C/W |
| Maximum junction-to-case (drain) | Steady state | R _{thJC} | 3 | 4 | C/W |

Notes

a. Package limited

b. Surface mounted on 1" x 1" FR4 board

e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components

f. Maximum under steady state conditions is 90 °C/W

S12-0804-Rev. A, 16-Apr-12

1

For technical questions, contact: pmostechsupport@vishay.com

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishav.com/doc?91000



ROHS COMPLIANT HALOGEN

c. t = 5 s

d. See solder profile (<u>www.vishay.com/doc?73257</u>). The PowerPAK ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection

www.vishay.com

Vishay Siliconix

Si5429DU

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN. | TYP. | MAX. | UNIT | |
|---|-------------------------|--|------|---------|--------|-------|--|
| Static | 1 1 | | | | 1 | 1 | |
| Drain-source breakdown voltage | V _{DS} | $V_{GS} = 0 \text{ V}, \text{ I}_{D} = -250 \mu\text{A}$ | -30 | - | - | V | |
| V _{DS} temperature coefficient | $\Delta V_{DS}/T_{J}$ | L 050 A | - | -20 | - | | |
| V _{GS(th)} temperature coefficient | $\Delta V_{GS(th)}/T_J$ | I _D = -250 μA | - | 4.4 | - | mV/°C | |
| Gate-source threshold voltage | V _{GS(th)} | $V_{DS} = V_{GS}$, $I_D = -250 \ \mu A$ | -1 | - | -2.2 | V | |
| Gate-source leakage | I _{GSS} | $V_{DS} = 0 V, V_{GS} = \pm 20 V$ | - | - | ± 100 | nA | |
| | | $V_{DS} = -30 V, V_{GS} = 0 V$ | - | - | -1 | 1 | |
| | | $V_{DS} = -30 \text{ V}, \text{ V}_{GS} = 0 \text{ V}, \text{ T}_{J} = 55 ^{\circ}\text{C}$ | - | - | -5 | | |
| Zero gate voltage drain current | I _{DSS} | $V_{DS} = -3 V, V_{GS} = 0 V$ | - | -0.0001 | - | μA | |
| | - | $V_{DS} = -3 V$, $V_{GS} = 0 V$, $T_{J} = 0 °C$ | - | -0.0001 | - | | |
| | - | $V_{DS} = -3 \text{ V}, \text{ V}_{GS} = 0 \text{ V}, \text{ T}_{J} = 55 ^{\circ}\text{C}$ | - | -0.0001 | - | 1 | |
| On-state drain current ^a | I _{D(on)} | $V_{DS} \le -5$ V, $V_{GS} = -4.5$ V | 20 | - | - | А | |
| D · · · · · · · · · | | V _{GS} = -10 V, I _D = -7 A | - | 0.0122 | 0.0150 | | |
| Drain-source on-state resistance ^a | R _{DS(on)} | V _{GS} = -4.5V, I _D = -5 A | - | 0.0178 | 0.0220 | Ω | |
| Forward transconductance a | g _{fs} | V _{DS} = -10V, I _D = -7 A | - | 25 | - | S | |
| Dynamic ^b | | | 1 | | 1 | 1 | |
| Input capacitance | C _{iss} | | - | 2320 | - | | |
| Output capacitance | C _{oss} | V _{DS} = -15 V, V _{GS} = 0 V, f = 1 MHz | - | 275 | - | pF | |
| Reverse transfer capacitance | C _{rss} | | - | 235 | - | | |
| | Qg - | $V_{DS} = -15 \text{ V}, \text{ V}_{GS} = -10 \text{ V}, \text{ I}_{D} = -12 \text{ A}$ | - | 42 | 63 | nC | |
| Total gate charge | | | - | 20 | 30 | | |
| Gate-source charge | Q _{gs} | V _{DS} = -15 V, V _{GS} = -4.5 V, I _D = -12 A | - | 6.3 | - | | |
| Gate-drain charge | Q _{ad} | | - | 6.3 | - | | |
| Gate resistance | R _a | f = 1 MHz | 0.8 | 4.2 | 8.4 | Ω | |
| Turn-on delay time | t _{d(on)} | | - | 35 | 70 | 1 | |
| Rise time | tr | $V_{DD} = -15 \text{ V}, \text{ R}_{\text{I}} = 1.5 \Omega$ | - | 25 | 50 | t | |
| Turn-off delay time | t _{d(off)} | $I_D \cong -10 \text{ A}, \text{V}_{\text{GEN}} = -4.5 \text{ V}, \text{R}_\text{g} = 1 \Omega$ | - | 31 | 60 | | |
| Fall time | t _f | | - | 10 | 20 | t | |
| Turn-on delay time | t _{d(on)} | | - | 10 | 20 | ns | |
| Rise time | t _r | $V_{DD} = -15 \text{ V}, \text{ R}_{\text{I}} = 1.5 \Omega$ | - | 10 | 20 | | |
| Turn-off delay time | t _{d(off)} | $I_D \cong -10$ Å, $V_{GEN} = -10$ V, $R_g = 1 \Omega$ | - | 40 | 80 | | |
| Fall time | t _f | | - | 10 | 20 | | |
| Drain-Source Body Diode Characterist | ics | | | | 1 | 1 | |
| Continuous source-drain diode current | Is | T _C = 25 °C | - | - | -2 | | |
| Pulse diode forward current | I _{SM} | | - 1 | - 1 | 50 | A | |
| Body diode voltage | V _{SD} | I _S = -10 A, V _{GS} = 0 V | - | -0.83 | -1.2 | V | |
| Body diode reverse recovery rime | t _{rr} | | - | 10 | 20 | ns | |
| Body diode reverse recovery charge | Q _{rr} | I _F = -10 A, di/dt = 100 A/μs, | _ | 3 | 10 | nC | |
| Reverse recovery fall time | t _a | $T_J = 25 \text{ °C}$ | _ | 6 | - | | |
| Reverse recovery rise time | t _b | - | _ | 4 | _ | ns | |

Notes

a. Pulse test; pulse width \leq 300 µs, duty cycle \leq 2 %

b. Guaranteed by design, not subject to production testing

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


2




Si5429DU

Vishay Siliconix


TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Output Characteristics




On-Resistance vs. Drain Current




Gate Charge



Transfer Characteristics



Capacitance



On-Resistance vs. Junction Temperature

3


For technical questions, contact: <u>pmostechsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>




Si5429DU

Vishay Siliconix


TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




Threshold Voltage



On-Resistance vs. Gate-to-Source Voltage









4


For technical questions, contact: <u>pmostechsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



Si5429DU

Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Note

a. The power dissipation P_D is based on T_J max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit




Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg?63933.


6

VISHAY, www.vishay.com

Vishay Siliconix

PowerPAK[®] ChipFET[®] Case Outline









Side view of dual


Side view of single



Detail Z



Backside view of single pad



| DIM. | MILLIMETERS | | | INCHES | | | |
|------------------------------|-------------|------|------|--------|-----------|-------|--|
| DIN. | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. | |
| А | 0.70 | 0.75 | 0.85 | 0.028 | 0.030 | 0.033 | |
| A1 | 0 | - | 0.05 | 0 | - | 0.002 | |
| b | 0.25 | 0.30 | 0.35 | 0.010 | 0.012 | 0.014 | |
| С | 0.15 | 0.20 | 0.25 | 0.006 | 0.008 | 0.010 | |
| D | 2.92 | 3.00 | 3.08 | 0.115 | 0.118 | 0.121 | |
| D1 | 1.75 | 1.87 | 2.00 | 0.069 | 0.074 | 0.079 | |
| D2 | 1.07 | 1.20 | 1.32 | 0.042 | 0.047 | 0.052 | |
| D3 | 0.20 | 0.25 | 0.30 | 0.008 | 0.010 | 0.012 | |
| E | 1.82 | 1.90 | 1.98 | 0.072 | 0.075 | 0.078 | |
| E1 | 1.38 | 1.50 | 1.63 | 0.054 | 0.059 | 0.064 | |
| E2 | 0.92 | 1.05 | 1.17 | 0.036 | 0.041 | 0.046 | |
| E3 | 0.45 | 0.50 | 0.55 | 0.018 | 0.020 | 0.022 | |
| е | 0.65 BSC | | | | 0.026 BSC | | |
| Н | 0.15 | 0.20 | 0.25 | 0.006 | 0.008 | 0.010 | |
| К | 0.25 | - | - | 0.010 | - | - | |
| K1 | 0.30 | - | - | 0.012 | - | - | |
| K2 | 0.20 | - | - | 0.008 | - | - | |
| K3 | 0.20 | - | - | 0.008 | - | - | |
| L | 0.30 | 0.35 | 0.40 | 0.012 | 0.014 | 0.016 | |
| C14-0630-Rev. E DWG: 5940 | , 21-Jul-14 | | | | | | |

Note

• Millimeters will govern

Revision: 21-Jul-14


1 For technical questions, contact: <u>pmostechsupport@vishay.com</u>

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000



Application Note 826 Vishay Siliconix

RECOMMENDED MINIMUM PADS FOR PowerPAK[®] ChipFET[®] Single



Recommended Minimum Pads Dimensions in mm/(Inches)

Return to Index

APPLICATION NOTE



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

© 2024 VISHAY INTERTECHNOLOGY, INC. ALL RIGHTS RESERVED

Revision: 01-Jan-2024