
Vishay Siliconix

COMPLIANT

HALOGEN

FREE

## **E Series Power MOSFET**



PRODUCT SUMMARY			
V <sub>DS</sub> (V) at T <sub>J</sub> max. 650			
R <sub>DS(on)</sub> max. (Ω) at 25 °C	V <sub>GS</sub> = 10 V	0.064	
Q <sub>g</sub> max. (nC)	220		
Q <sub>gs</sub> (nC)	29		
Q <sub>gd</sub> (nC)	57		
Configuration	Single		

#### **FEATURES**

- Low figure-of-merit (FOM) Ron x Qa
- Low input capacitance (Ciss)
- · Reduced switching and conduction losses
- Ultra low gate charge (Q<sub>a</sub>)
- Avalanche energy rated (UIS)
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

# APPLICATIONS

- Switch mode power supplies (SMPS)
- Power factor correction power supplies (PFC)
- Lighting
  - High-intensity discharge (HID)
  - Fluorescent ballast lighting
- Industrial
  - Welding
  - Induction heating
  - Motor drives
  - Battery chargers
  - Renewable energy
  - Solar (PV inverters)

ORDERING INFORMATION		
Package	TO-247AC	
Lead (Pb)-free	SiHG47N60E-E3	
Lead (Pb)-free and halogen-free	SiHG47N60E-GE3	

ABSOLUTE MAXIMUM RATINGS (To	$_{\rm C}$ = 25 °C, unl	ess otherwis	se noted)		
PARAMETER			SYMBOL	LIMIT	UNIT
Drain-source voltage			$V_{DS}$	600	V
Gate-source voltage			$V_{GS}$	± 30	v
Continuous drain current (T <sub>.I</sub> = 150 °C)	V <sub>GS</sub> at 10 V	$T_{\rm C} = 25  ^{\circ}{\rm C}$ $T_{\rm C} = 100  ^{\circ}{\rm C}$	,	47	
Continuous drain current (1 <sub>J</sub> = 150 °C)	V <sub>GS</sub> at 10 V	T <sub>C</sub> = 100 °C	I <sub>D</sub>	30	Α
Pulsed drain current <sup>a</sup>			I <sub>DM</sub>	145	
Linear derating factor				3	W/°C
Single pulse avalanche energy b			E <sub>AS</sub>	1800	mJ
Maximum power dissipation			$P_{D}$	357	W
Operating junction and storage temperature range			T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C
Drain-source voltage slope V <sub>DS</sub> = 0 V to 80 % V <sub>DS</sub>		dV/dt	70	V/ns	
Reverse diode dV/dt <sup>d</sup>			av/at	11	V/ns
Soldering recommendations (peak temperature) <sup>c</sup>	for	10 s		300	°C

- a. Repetitive rating; pulse width limited by maximum junction temperature
- b.  $V_{DD}$  = 50 V, starting  $T_J$  = 25 °C, L = 73.5 mH,  $R_g$  = 25  $\Omega$ ,  $I_{AS}$  = 7 A
- c. 1.6 mm from case
- d.  $I_{SD} \le I_D$ ,  $dI/dt = 100 \text{ A/}\mu\text{s}$ , starting  $T_J = 25 \,^{\circ}\text{C}$



# Vishay Siliconix

THERMAL RESISTANCE RATINGS				
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum junction-to-ambient	R <sub>thJA</sub>	-	40	°C/W
Maximum junction-to-case (drain)	R <sub>thJC</sub>	-	0.33	C/VV

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static							
Drain-source breakdown voltage	V <sub>DS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA		600	-	-	V
V <sub>DS</sub> temperature coefficient	$\Delta V_{DS}/T_{J}$	Reference	e to 25 °C, I <sub>D</sub> = 250 μA	-	0.66	-	V/°C
Gate-source threshold voltage (N)	V <sub>GS(th)</sub>	V <sub>DS</sub> :	= V <sub>GS</sub> , I <sub>D</sub> = 250 μA	2	-	4	V
Octo comes laslicate	,		V <sub>GS</sub> = ± 20 V	-	-	± 100	nA
Gate-source leakage	I <sub>GSS</sub>		$V_{GS} = \pm 30 \text{ V}$	-	-	± 1	μΑ
Zava sata valtasa duain avumant	1	V <sub>DS</sub> =	= 600 V, V <sub>GS</sub> = 0 V	-	-	1	
Zero gate voltage drain current	I <sub>DSS</sub>	V <sub>DS</sub> = 480 \	/, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 125 °C	-	-	10	μA
Drain-source on-state resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 24 A	-	0.053	0.064	Ω
Forward transconductance	9 <sub>fs</sub>	V <sub>D</sub>	<sub>S</sub> = 8 V, I <sub>D</sub> = 3 A	-	6.8	-	S
Dynamic							
Input capacitance	C <sub>iss</sub>		$V_{GS} = 0 V$ ,	2405	4810	9620	
Output capacitance	C <sub>oss</sub>	7	$V_{DS} = 100 \text{ V},$	115	230	460	]
Reverse transfer capacitance	C <sub>rss</sub>		f = 1 MHz		5	10	
Effective output capacitance, energy related <sup>a</sup>	C <sub>o(er)</sub>	V <sub>DS</sub> = 0 V to 480 V, V <sub>GS</sub> = 0 V		-	170	-	pF
Effective output capacitance, time related <sup>b</sup>	C <sub>o(tr)</sub>			-	604	-	
Total gate charge	Qg			74	148	220	
Gate-source charge	Q <sub>gs</sub>	V <sub>GS</sub> = 10 V	V <sub>GS</sub> = 10 V		29	58	nC
Gate-drain charge	Q <sub>gd</sub>	1		28.5	57	86	
Turn-on delay time	t <sub>d(on)</sub>		•	14	28	56	
Rise time	t <sub>r</sub>	$V_{DD} = 480 \text{ V}, I_{D} = 24 \text{ A}, V_{GS} = 10 \text{ V}, R_{g} = 4.4 \Omega$		36	72	108	ns
Turn-off delay time	t <sub>d(off)</sub>			47	93	140	
Fall time	t <sub>f</sub>			41	82	123	
Gate input resistance	$R_g$	f = 1	MHz, open drain	0.13	0.65	1.3	Ω
<b>Drain-Source Body Diode Characteristic</b>	es						
Continuous source-drain diode current	I <sub>S</sub>	MOSFET sym showing the	bol	-	-	47	
Pulsed diode forward current	I <sub>SM</sub>	integral reverse p - n junction diode		-	-	140	- A
Diode forward voltage	V <sub>SD</sub>	T <sub>J</sub> = 25 °C, I <sub>S</sub> = 24 A, V <sub>GS</sub> = 0 V		-	-	1.2	V
Body diode reverse recovery time	t <sub>rr</sub>			-	582	1164	ns
Body diode reverse recovery charge	Q <sub>rr</sub>	$T_J = 2$	5 °C, I <sub>F</sub> = I <sub>S</sub> = 24 A,	-	11	22	μC
Reverse recovery current	I <sub>RRM</sub>	dl/dt = 100 A/μs, V <sub>R</sub> = 25 V		-	31	62	Α
Body diode reverse recovery time	t <sub>rr</sub>			-	550	1164	ns
Body diode reverse recovery charge	Q <sub>rr</sub>		5 °C, I <sub>F</sub> = I <sub>S</sub> = 24 A,	-	10.7	22	μC
Reverse recovery current	I <sub>RRM</sub>	dl/dt = 100 A/μs, V <sub>R</sub> = 400 V		-	38	62	A

a.  $C_{oss(er)}$  is a fixed capacitance that gives the same energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 % to 80 %  $V_{DSS}$ 

b.  $C_{oss(tr)}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 % to 80 %  $V_{DSS}$ 



### TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics, T<sub>C</sub> = 25 °C




Fig. 2 - Typical Output Characteristics,  $T_C = 150$  °C




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Coss and Eoss vs. VDS






Fig. 7 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Typical Source-Drain Diode Forward Voltage




Fig. 9 - Maximum Safe Operating Area




Fig. 10 - Maximum Drain Current vs. Case Temperature




Fig. 11 - Temperature vs. Drain-to-Source Voltage






Fig. 12 - Normalized Thermal Transient Impedance, Junction-to-Case




Fig. 13 - Switching Time Test Circuit




Fig. 14 - Switching Time Waveforms




Fig. 15 - Unclamped Inductive Test Circuit




Fig. 16 - Unclamped Inductive Waveforms




Fig. 17 - Basic Gate Charge Waveform





Fig. 18 - Gate Charge Test Circuit



#### Peak Diode Recovery dV/dt Test Circuit







Fig. 19 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?91474">www.vishay.com/ppg?91474</a>.




# **TO-247AC (High Voltage)**

#### **VERSION 1: FACILITY CODE = 9**







Section C--C,D-D,E-E

	MILLIMETERS				
DIM.	MIN.	NOM.	MAX.	NOTES	
Α	4.83	5.02	5.21		
A1	2.29	2.41	2.55		
A2	1.17	1.27	1.37		
b	1.12	1.20	1.33		
b1	1.12	1.20	1.28		
b2	1.91	2.00	2.39	6	
b3	1.91	2.00	2.34		
b4	2.87	3.00	3.22	6, 8	
b5	2.87	3.00	3.18		
С	0.40	0.50	0.60	6	
c1	0.40	0.50	0.56		
D	20.40	20.55	20.70	4	

	MILLIMETERS				
DIM.	MIN.	NOM.	MAX.	NOTES	
D1	16.46	16.76	17.06	5	
D2	0.56	0.66	0.76		
E	15.50	15.70	15.87	4	
E1	13.46	14.02	14.16	5	
E2	4.52	4.91	5.49	3	
е		5.46 BSC			
L	14.90	15.15	15.40		
L1	3.96	4.06	4.16	6	
ØΡ	3.56	3.61	3.65	7	
Ø P1	7.19 ref.				
Q	5.31	5.50	5.69		
S	5.51 BSC				


- (1) Package reference: JEDEC® TO247, variation AC
- (2) All dimensions are in mm
- (3) Slot required, notch may be rounded
- (4) Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm per side. These dimensions are measured at the outermost extremes of the plastic body
- (5) Thermal pad contour optional with dimensions D1 and E1
- (6) Lead finish uncontrolled in L1
- $^{(7)}$  Ø P to have a maximum draft angle of 1.5° to the top of the part with a maximum hole diameter of 3.91 mm
- (8) Dimension b2 and b4 does not include dambar protrusion. Allowable dambar protrusion shall be 0.1 mm total in excess of b2 and b4 dimension at maximum material condition



www.vishay.com

Vishay Siliconix

#### **VERSION 2: FACILITY CODE = Y**




	MILLIM		
DIM.	MIN.	MAX.	NOTES
Α	4.58	5.31	
A1	2.21	2.59	
A2	1.17	2.49	
b	0.99	1.40	
b1	0.99	1.35	
b2	1.53	2.39	
b3	1.65	2.37	
b4	2.42	3.43	
b5	2.59	3.38	
С	0.38	0.86	
c1	0.38	0.76	
D	19.71	20.82	
D1	13.08	-	

	MILLIN		
DIM.	MIN.	MAX.	NOTES
D2	0.51	1.30	
Е	15.29	15.87	
E1	13.72	-	
е	5.46	BSC	
Øk	0.2	254	
L	14.20	16.25	
L1	3.71	4.29	
ØР	3.51	3.66	
Ø P1	-	7.39	
Q	5.31	5.69	
R	4.52	5.49	
S	5.51 BSC		

- (1) Dimensioning and tolerancing per ASME Y14.5M-1994
- (2) Contour of slot optional
- (3) Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outermost extremes of the plastic body
- (4) Thermal pad contour optional with dimensions D1 and E1
- (5) Lead finish uncontrolled in L1
- (6) Ø P to have a maximum draft angle of 1.5 to the top of the part with a maximum hole diameter of 3.91 mm (0.154")
- (7) Outline conforms to JEDEC outline TO-247 with exception of dimension c



#### **VERSION 3: FACILITY CODE = N**



	MILLIMETERS		
DIM.	MIN.	MAX.	
Α	4.65	5.31	
A1	2.21	2.59	
A2	1.17	1.37	
b	0.99	1.40	
b1	0.99	1.35	
b2	1.65	2.39	
b3	1.65	2.34	
b4	2.59	3.43	
b5	2.59	3.38	
С	0.38	0.89	
c1	0.38	0.84	
D	19.71	20.70	
D1	13.08	-	

	MILLIMETERS		
DIM.	MIN.	MAX.	
D2	0.51	1.35	
E	15.29	15.87	
E1	13.46	-	
е	5.46 BSC		
k	0.254		
L	14.20	16.10	
L1	3.71	4.29	
N	7.62	BSC	
Р	3.56	3.66	
P1	-	7.39	
Q	5.31	5.69	
R	4.52	5.49	
S	5.51 BSC		

ECN: E22-0452-Rev. G, 31-Oct-2022

DWG: 5971

- <sup>(1)</sup> Dimensioning and tolerancing per ASME Y14.5M-1994
- (2) Contour of slot optional
- (3) Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outermost extremes of the plastic body
- (4) Thermal pad contour optional with dimensions D1 and E1
- (5) Lead finish uncontrolled in L1
- (6) Ø P to have a maximum draft angle of 1.5 to the top of the part with a maximum hole diameter of 3.91 mm (0.154")



# **Legal Disclaimer Notice**

Vishay

### **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.