


## Simulation Notes for SPICE Modelling the PTCTL, PTCCL, and PTCEL

Starting at paragraph two, there is an LTSpice simulation link at the end of each paragraph.

### RESISTANCE TEMPERATURE CURVE



#### Note

- In blue: results of simulation of  $R_{25}$  computation for PTCELR152TBE: 1500 Ω ± 30 %

### TRIP TIME AS A FUNCTION OF TRIP CURRENT

When a fixed DC voltage is applied to a PTC, the current starts up at a defined value depending on the ambient PTC resistance value. The current can then increase a bit if the resistance temperature curve of the PTC presents a minimum, and then decays when the PTC switches.

A characteristic of a PTC is the trip time, i.e. the time elapsed between the time when the current is maximal and when it has decreased of 50 % of this value.

The simulation below reproduces the needed circuit (Fig. 1), and the SPICE directives measure the maximum current and trip time for a number of runs spread throughout the PTC tolerances. Fig. 2 presents the current decrease in time through the PTC.




Fig. 1




Fig. 2

[Download the simulation of the trip time](#)

The simulation results of trip time vs trip current are compared to the measurements in Fig. 3.




Fig. 3

## CURRENT VOLTAGE CURVE

Fig. 4 shows the circuit used to reproduce the current voltage relation for the PTCEL13R600MBE. The right section of the circuit is used to introduce the real physical measurements to which the simulation results are compared. Fig. 5 provides a comparison between the simulation results (white) and some measurements (in green).




Fig. 4



Fig. 5

## Note

- In white, the simulation of a current voltage curve for the PTCEL13R600LBE for a  $R_{25}$  of  $60\ \Omega$ ,  $\pm 30\%$

[Download the current voltage simulation](#)

## CURRENT DECAY SIMULATION (INCLUDING THE VDR EFFECT)

When a high amplitude sinusoidal voltage is applied to a PTC with a serial resistor, the current decays as the PTC trips and takes over the voltage itself. The lower the ambient temperature is, the longer it will take for the PTC to trip. The current waveform shows the VDR effect, as the PTC instantaneous resistance decreases at high voltage. Fig. 7 shows the current decay for ambient temperatures going from  $0^\circ\text{C}$  to  $70^\circ\text{C}$ .




Fig. 6




Fig. 7

[Download the current decay simulation](#)

## ILLUSTRATION OF A PTC AS A RESETTABLE FUSE

In this simulation (Fig. 8 and Fig. 9), we apply a PWL voltage going from 220 V to 500 V, going back to 220 V, then tune it down to 10 V, and at last bring it back to the nominal 220 V. When the voltage increases from 220 V to 500 V (Fig. 9, lower pane), the current exceeds the non-trip current and the PTC switches. We see that the PTC remains switched (high voltage and low current) even when the voltage comes back to 220 V. We need to tune down the voltage to low values (here 10 V) for some time to let the PTC cool down. The resistance decreases (Fig 9, mid pane) and then the nominal voltage 220 V can be reapplied without PTC tripping.




Fig. 8




Fig. 9

[Download the current fuse simulation](#)