

# Power Dissipation Considerations in High Precision Vishay Sfernice Thin Film Chips Resistors and Arrays (P, PRA etc.) (High Temperature Applications)

## ABSTRACT


On our thin film chips resistors and arrays the main path for the heat, more than 90 %, is conduction through the body of the component, the solder pad, the PCB and then, from there, convection to the ambient.

Maximum junction temperature and internal thermal resistance of the surface mounted components are the only inputs from the component supplier in the thermal management approach.

All other parameters are in the hands of the equipment designer: Ambient temperature, cooling system, thermal behaviour of the PCBs, maximum temperature of the solder joints etc.

In this technical note we give customers some guidance on the way to get the best from high precision thin film chip resistors and arrays.

## THERMAL MODEL



On miniaturized surface mounted components the heat generated within the resistor is removed to the surrounding environment in the following way:

- Conduction from the resistive layer, or junction, through the body of the chip, to the solder pads
- Spreading by conduction within the PCB
- Convection from the PCB to the ambient

The components are so small compare to the PCB that heat removal from direct convection and/or radiation from the resistor body is just ignored in the here below very simple but well recognized model.

$$1. T_j = T_a + R_{th_{ja}} \times Pd = T_a + (R_{th_{jsp}} + R_{th_{spa}}) \times Pd = T_a + R_{th_{jsp}} \times Pd + R_{th_{spa}} \times Pd$$

$$2. T_{sp} = T_a + R_{th_{spa}} \times Pd$$

where

- $T_j$  is the temperature of the resistive layer, or junction
- $T_a$  is the ambient temperature around the PCB
- $T_{sp}$  is the temperature of the solder pad, underneath the solder joint, it is almost equal to solder joint temperature
- $Pd$  is the power dissipation of the resistor
- $R_{th_{ja}}$  is the thermal resistance between the resistive layer and the ambient
- $R_{th_{jsp}}$  is the thermal resistance between the resistive layer and the solder joint
- $R_{th_{spa}}$  is the thermal resistance between the solder joint and the ambient
- $R_{th_{spa}}$  takes into account the conduction within the PCB and the convection from the PCB to the ambient

We can just take care of  $R_{th_{jsp}}$ .

### Power Dissipation Considerations in High Precision Vishay Sfernice Thin Film Chips Resistors and Arrays (P, PRA etc.) (High Temperature Applications)

We look carefully about the choice of material, the resistor pattern, the terminations etc.

We are also keen on improving the thermal stability of our resistors, by way of consequence the resistors can withstand higher and higher temperatures without undergoing significant drifts,  $T_j$  limitation is pushed away.

The control of all the others parameters, namely  $T_a$ ,  $P_d$ ,  $R_{th_{spa}}$ , shall be addressed by customers assembly designers.

They have to take into consideration the PCB material, the thickness and the layout of the copper tracks, the cooling system, the interaction between surrounding components etc.

Their design is more and more computer aided, this is the only way to face the more and more stringent requirements of new electronic equipments in terms of miniaturization, density of power dissipation, temperature exposure, reliability etc.

A poor thermal management might induce:

- Melting of the solder joints
- Lack of reliability of the solder joints
- Loss of PCB performances even burning out
- Loss of chip resistor performances mainly too high reversible or irreversible drifts

This is why thermal management is so important.

#### DATA

The information from standard chip resistor datasheets, nominal power  $P_n$  and derating curves, does not allow customers to take the best from chip resistor.

Moreover this information might mislead them.

In order to allow customers using the here above thermal model we shall provide them with:

- $R_{th_{jsp}}$  for standard parts and enlarged terminations parts
- Experimental data relevant to chip resistors of standard sizes mounted on various PCBs.

These PCBs have been chosen to be representative of, the standard and the best cases in terms of thermal resistances.

This is mainly to help designers who can not calculate thermal resistance by themselves or to complete their CAD approach.

Meaning of the abbreviations of the here below data:

- PCB sCu stands for a PCB of thickness 1.6 mm, double sided, 35  $\mu$ m thick copper (minimum), at least 50 % copper coverage both sides
- PCB MCu stands for a PCB of thickness 1.6 mm, double sided, 70  $\mu$ m thick copper (minimum), at least 80 % copper coverage both sides
- MCM stands for alumina substrates with thick film metallization, at least 50 % conductor coverage. It is equivalent to MCu for the thermal dissipation.

Enlarged wraparound (W/A) are equipped with bottom metallization covering their backside at the exception of a 0.5 mm width insulation path.



Power Dissipation Considerations in High Precision Vishay Sfernice Thin Film Chips Resistors and Arrays (P, PRA etc.) (High Temperature Applications)

SOLDERED STD W/A			
SIZE	Rth <sub>jsp</sub> (°C/W)	PCB sCu	PCB MCu
		Rth <sub>ja</sub> (°C/W)	Rth <sub>ja</sub> (°C/W)
1206	20	110	60
2010	12	95	52
2512	11	95	51

SOLDERED ENLARGED W/A			
SIZE	Rth <sub>jsp</sub> (°C/W)	PCB sCu	PCB MCu
		Rth <sub>ja</sub> (°C/W)	Rth <sub>ja</sub> (°C/W)
1206	5	95	45
2010	2	85	42
2512	1	85	41

GLUED STD W/A			
SIZE	Rth <sub>jsp</sub> (°C/W)	PCB sCu	PCB MCu
		Rth <sub>ja</sub> (°C/W)	Rth <sub>ja</sub> (°C/W)
1206	33	123	73
2010	18	101	58
2512	16	100	56

WIRE BONDING ON BACK SIDE SOLDERED CHIP RESISTOR			
SIZE	Rth <sub>jsp</sub> (°C/W)	PCB sCu	PCB MCu
		Rth <sub>ja</sub> (°C/W)	Rth <sub>ja</sub> (°C/W)
1206	5	95	45
2010	2	85	42
2512	1	85	41

WIRE BONDING ON BACK SIDE GLUED CHIP RESISTOR			
SIZE	Rth <sub>jsp</sub> (°C/W)	PCB sCu	PCB MCu
		Rth <sub>ja</sub> (°C/W)	Rth <sub>ja</sub> (°C/W)
1206	10	100	50
2010	4	87	44
2512	2	86	42

## Power Dissipation Considerations in High Precision Vishay Sfernice Thin Film Chips Resistors and Arrays (P, PRA etc.) (High Temperature Applications)

### NEW APPROACH FOR DERATING CURVES

First of all it is important to see what pieces of information are contained in the existing surface mount chip resistor derating curves.

- P<sub>n</sub> stands for nominal power dissipation, it is the specified maximum power dissipation which can be applied to the component for ambient temperature lower than 70 °C
- The maximum operating temperature the component can withstand, most often 155 °C which is compulsory for military applications
- The way power dissipation shall be derated for ambient temperatures above 70 °C

All the derating curves are a representation of a basic thermal model:

- $T_c = T_a + R_{th} P_d$
- T<sub>c</sub> = Temperature to be controlled
- T<sub>a</sub> ambient temperature

P<sub>d</sub> = maximum allowed power dissipation

R<sub>th</sub> thermal resistance between point “c”, at temperature T<sub>c</sub>, and the ambient.

It can be written:

$$P_d = (T_c - T_a) / R_{th}$$

It gives the maximum allowed power dissipation, P<sub>d</sub>, for a given ambient temperature, T<sub>a</sub>, and a specified thermal path characterized by R<sub>th</sub>.

This is the derating curve, a straight line with a slope equal to (- 1/R<sub>th</sub>), arbitrarily truncated at 70 °C.

At this point it is important to notice that the R<sub>th</sub> appearing on the published derating curves are higher than the R<sub>th</sub> of actual assemblies.

This is due to the fact that component manufacturer engineers do not know the way users will mount their components therefore they are taking the R<sub>th</sub> relevant to the worst assembly cases.

Like that they are not taking any risk customer wise but they are not optimizing their components use.

In new applications which are more and more demanding in terms of miniaturization this approach is not acceptable.

It is also important to have in mind that for ambient temperatures lower than 70 °C, P<sub>d</sub> can be higher than P<sub>n</sub>.

Last but not least, a thermal path with a R<sub>th</sub> lower than the one coming from the derating curve will allow to get P<sub>d</sub> at 70 °C higher than P<sub>n</sub>.

When it comes to miniaturize an electronic assembly these remarks shall be considered.

### ENLARGED TERMINATIONS FOR LARGEST CHIP SIZE

It seems common sense to use larger chips when it comes to dissipate more power. From the previous calculations and measurements it is obvious that it is not true. A great deal of attention should be paid to the thermal management of the longest chip resistor.

One way to optimize real estate is to use enlarged terminations together with high power dissipating PCB, MCu for example.

To summarize we can have a minimum of - 15 % reduction of R<sub>thja</sub>.

SOLDERED ENLARGED W/A			
SIZE	R <sub>thj<sub>sp</sub></sub> (°C/W)	PCB sCu	PCB MCu
		R <sub>thja</sub> (°C/W)	R <sub>thja</sub> (°C/W)
1206	5	95	45
2010	2	85	42
2512	1	85	41



## Power Dissipation Considerations in High Precision Vishay Sfernice Thin Film Chips Resistors and Arrays (P, PRA etc.) (High Temperature Applications)

### HIGH TEMPERATURE APPLICATION

Design engineers involved in the assembly of high temperature equipments know how to get high temperature withstanding solder joints.

For these applications the main concern is the junction temperature which is the controlling parameter for drifts. Some orders of magnitude of drifts versus junction temperature, after 1000 h of high temperature storage.

For ohmic value range:

10 Ω to 1.5 MΩ for P1206. 10 Ω to 3 MΩ for P2010:

Vishay Sfernice Thin Film high temperature resistors T° junction (no load)	185 °C	200 °C	215 °C	230 °C
Typical drift at 4000 h	600 ppm	1000 ppm	3000 ppm	3500 ppm
Maximum drift at 4000 h	800 ppm	1200 ppm	3500 ppm	5000 ppm

Typical drift rate after 1000 h storage at high temperature is 1.5 ppm/h.

Load life drift (gold terminations 1000 h)	215 °C
	Typ. 3000 ppm

### EXAMPLE OF POWER CHOICE FOR HIGH TEMPERATURE APPLICATION ON CHIP RESISTOR


Derating curve,  $P_d = (T_j - T_a)/R_{th}$ , for a  $T_j = 230\text{ °C}$  and  $R_{thja} = 40\text{ °C/W}$ ,  $50\text{ °C/W}$  and  $60\text{ °C/W}$ .  
(Forecast drift > 3500 ppm after 1000 h)

These values are achievable through a convenient thermal management.

Example for a chip resistor P2010 high temperature mounted on PCB MCu:

**Note**

- $P_n = 1\text{ W}$  for a standard P2010 at  $70\text{ °C}$   
For  $R_{thja} = 40\text{ °C/W}$  we can have the same drift performance = 2000 ppm < typical drift < 5000 ppm for the following configuration:
  - (1) At  $230\text{ °C}$  at  $0\text{ W}$
  - (2) At  $215\text{ °C}$  at  $0.38\text{ W} = 0.38 \times \text{standard } P_n$
  - (3) At  $200\text{ °C}$  at  $0.75\text{ W} = 0.75 \times \text{standard } P_n$





Vishay Sfernice

## Power Dissipation Considerations in High Precision Vishay Sfernice Thin Film Chips Resistors and Arrays (P, PRA etc.) (High Temperature Applications)

### TERMINATIONS AND REPORTS

Possible high temperature terminations are N (tin/silver: 97/3), G (gold: Less than 1  $\mu\text{m}$ ) and L (lead/Ag/tin: 93.5/1.5/5).

Recommended process report:

G and L terminations: HMP process

N: Lead (Pb)-free process