

## N- and P-Channel 60 V (D-S) MOSFET



### DESCRIPTION

The attached SPICE model describes the typical electrical characteristics of the N- and P-Channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 °C to +150 °C temperature ranges under the pulsed -20 V to +20 V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage. A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched  $C_{gd}$  model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

### CHARACTERISTICS

- N-and P-Channel vertical DMOS
- Macro model (subcircuit model)
- Level 3 MOS
- Apply for both linear and switching application
- Accurate over the -55 °C to +150 °C temperature range
- Model the gate charge

### SUBCIRCUIT MODEL SCHEMATIC



### Note

- This document is intended as a SPICE modeling guideline and does not constitute a commercial product datasheet. Designers should refer to the appropriate datasheet of the same number for guaranteed specification limits




SPECIFICATIONS (T <sub>C</sub> = 25 °C, unless otherwise noted)						
PARAMETER	SYMBOL	TEST CONDITIONS		SIMULATE D DATA	MEASURE D DATA	UNIT
Static						
Gate-source threshold voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	N-Ch	1.9	-	V
		V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = -250 μA	P-Ch	-2.1	-	V
Drain-source on-state resistance <sup>a</sup>	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 5 A	N-Ch	0.022	0.022	Ω
		V <sub>GS</sub> = -10 V, I <sub>D</sub> = -3.1 A	P-Ch	0.090	0.100	
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 4 A	N-Ch	0.033	0.029	
		V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = 3.1 A	P-Ch	0.130	0.126	
Forward transconductance <sup>a</sup>	g <sub>fs</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 10 A	N-Ch	21	23	S
		V <sub>DS</sub> = -15 V, I <sub>D</sub> = -3.1 A	P-Ch	7.8	8.5	
Dynamic <sup>b</sup>						
Input capacitance	C <sub>iss</sub>	N-Channel V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 0 V, f = 1 MHz	N-Ch	421	420	pF
Output capacitance	C <sub>oss</sub>		P-Ch	621	650	
		P-Channel V <sub>DS</sub> = -15 V, V <sub>GS</sub> = 0 V, f = 1 MHz	N-Ch	91	92	
C <sub>rss</sub>	P-Ch		98	95		
Reverse transfer capacitance		N-Ch	4	4		
		P-Ch	59	60		
Total gate charge	Q <sub>g</sub>	V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 5 A	N-Ch	7.3	7.1	nC
		V <sub>DS</sub> = -30 V, V <sub>GS</sub> = -10 V, I <sub>D</sub> = -3.1 A	P-Ch	14.2	14.5	
		V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 5 A	N-Ch	3.3	3.3	
		V <sub>DS</sub> = -30 V, V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -3.1 A	P-Ch	7	8	
Gate-source charge	Q <sub>gs</sub>	N-Channel V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 5 A	N-Ch	1.4	1.7	
Gate-source charge	Q <sub>gs</sub>		P-Ch	2.5	2.2	
Gate-drain charge	Q <sub>gd</sub>	P-Channel V <sub>DS</sub> = -30 V, V <sub>GS</sub> = -4.5 V, I <sub>D</sub> = -3.1 A	N-Ch	0.8	0.9	
Gate-drain charge	Q <sub>gd</sub>		P-Ch	3.0	3.7	
Drain-source body diode characteristics						
Body diode voltage	V <sub>SD</sub>	I <sub>S</sub> = 2 A	N-Ch	0.8	0.8	V
Body diode voltage		I <sub>S</sub> = -2 A	P-Ch	-0.79	-0.8	
Body diode reverse recovery time	t <sub>rr</sub>	N-Channel I <sub>F</sub> = 5 A di/dt = 100 A/μs, T <sub>J</sub> = 25 °C	N-Ch	14	14	ns
Body diode reverse recovery time			P-Ch	26	30	
Body diode reverse recovery charge	Q <sub>rr</sub>		N-Ch	5	10	nC
Body diode reverse recovery charge			P-Ch	25	35	
Reverse recovery fall time	t <sub>a</sub>	P-Channel I <sub>F</sub> = -2 A di/dt = 100 A/μs, T <sub>J</sub> = 25 °C	N-Ch	8	8	ns
Reverse recovery fall time			P-Ch	19	16	
Reverse recovery rise time	t <sub>b</sub>		N-Ch	6	6	
Reverse recovery rise time			P-Ch	7	14	

**Notes**


- a. Pulse test; pulse width  $\leq 300\text{ }\mu\text{s}$ , duty cycle  $\leq 2\%$   
b. Guaranteed by design, not subject to production testing




## COMPARISON OF MODEL WITH MEASURED DATA (N-CHANNEL) ( $T_J = 25^\circ\text{C}$ , unless otherwise noted)




Output Characteristics




Transfer Characteristics




On-Resistance vs. Drain Current (A)



Capacitance




Source-Drain Diode Forward Voltage




Gate Charge




## COMPARISON OF MODEL WITH MEASURED DATA (P-CHANNEL) ( $T_J = 25^\circ\text{C}$ , unless otherwise noted)




Output Characteristics




Transfer Characteristics




On-Resistance vs. Drain Current (A)



Capacitance



Source-Drain Diode Forward Voltage



Gate Charge

Copyright: Vishay Intertechnology, Inc.