

## N- and P-Channel 20 V (D-S) MOSFET

### DESCRIPTION


The attached spice model describes the typical electrical characteristics of the n- and p-channel vertical DMOS. The subcircuit model is extracted and optimized over the - 55 °C to 125 °C temperature ranges under the pulsed 0 V to 5 V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched  $C_{gd}$  model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

### CHARACTERISTICS

- N- and P-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS
- Apply for both Linear and Switching Application
- Accurate over the - 55 °C to 125 °C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

### SUBCIRCUIT MODEL SCHEMATIC









### Note

- This document is intended as a SPICE modeling guideline and does not constitute a commercial product datasheet. Designers should refer to the appropriate datasheet of the same number for guaranteed specification limits.

<b>SPECIFICATIONS</b> ( $T_J = 25^\circ\text{C}$ , unless otherwise noted)							
PARAMETER	SYMBOL	TEST CONDITIONS		SIMULATED DATA	MEASURED DATA	UNIT	
<b>Static</b>							
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	N-Ch	1	-	V	
		$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$	P-Ch	1	-		
Drain-Source On-State Resistance <sup>a</sup>	$R_{DS(\text{on})}$	$V_{GS} = 4.5 \text{ V}, I_D = 2.5 \text{ A}$	N-Ch	0.044	0.048	$\Omega$	
		$V_{GS} = -4.5 \text{ V}, I_D = -1.9 \text{ A}$	P-Ch	0.160	0.162		
		$V_{GS} = 2.5 \text{ V}, I_D = 1 \text{ A}$	N-Ch	0.060	0.065		
		$V_{GS} = -2.5 \text{ V}, I_D = -1 \text{ A}$	P-Ch	0.234	0.263		
Forward Transconductance <sup>a</sup>	$g_{fs}$	$V_{DS} = 10 \text{ V}, I_D = 3.5 \text{ A}$	N-Ch	10	12	S	
		$V_{DS} = -10 \text{ V}, I_D = -1.9 \text{ A}$	P-Ch	4	5		
Diode Forward Voltage <sup>a</sup>	$V_{SD}$	$I_S = 2.8 \text{ A}, V_{GS} = 0 \text{ V}$	N-Ch	0.80	0.80	V	
		$I_S = -1.5 \text{ A}, V_{GS} = 0 \text{ V}$	P-Ch	-0.85	-0.80		
<b>Dynamic<sup>b</sup></b>							
Input Capacitance	$C_{iss}$	N-Channel $V_{DS} = 10 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	N-Ch	151	150	pF	
Output Capacitance	$C_{oss}$		P-Ch	210	210		
Reverse Transfer Capacitance	$C_{rss}$		N-Ch	51	53		
Total Gate Charge	$Q_g$		P-Ch	50	50		
			N-Ch	21	22		
			P-Ch	34	35		
			N-Ch	2.9	3.2	nC	
Gate-Source Charge	$Q_{gs}$	$V_{DS} = -10 \text{ V}, V_{GS} = -10 \text{ V}, I_D = -1.9 \text{ A}$	P-Ch	4.3	6		
		N-Channel $V_{DS} = 10 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 3.5 \text{ A}$	N-Ch	1.3	1.6		
			P-Ch	2.3	2.9		
			N-Ch	0.30	0.30		
Gate-Drain Charge	$Q_{gd}$	P-Channel $V_{DS} = -10 \text{ V}, V_{GS} = -4.5 \text{ V}, I_D = -1.9 \text{ A}$	P-Ch	0.60	0.60		
			N-Ch	0.40	0.40		
			P-Ch	0.90	0.90		

**Notes**







- a. Pulse test; pulse width  $\leq 300 \mu\text{s}$ , duty cycle  $\leq 2\%$ .  
b. Guaranteed by design, not subject to production testing.

**COMPARISON OF MODEL WITH MEASURED DATA ( $T_J = 25^\circ\text{C}$ , unless otherwise noted)**
**N-Channel MOSFET**

**Note**

- Dots and squares represent measured data.

**COMPARISON OF MODEL WITH MEASURED DATA ( $T_J = 25^\circ\text{C}$ , unless otherwise noted)**

P-Channel MOSFET


**Note**

- Dots and squares represent measured data.