# N- and P-Channel 20 V (D-S) MOSFET

DESCRIPTION

The attached spice model describes the typical electrical characteristics of the n- and p-channel vertical DMOS. The subcircuit model is extracted and optimized over the - 55 °C to 125 °C temperature ranges under the pulsed 0 V to 5 V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched C_{gd} model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

CHARACTERISTICS

- N- and P-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS
- Apply for both Linear and Switching Application
- Accurate over the - 55 °C to 125 °C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

SUBCIRCUIT MODEL SCHEMATIC

Note

- This document is intended as a SPICE modeling guideline and does not constitute a commercial product datasheet. Designers should refer to the appropriate datasheet of the same number for guaranteed specification limits.

SPECIFICATIONS (T_J = 25 °C, unless otherwise noted)

| PARAMETER	SYMBOL	TEST CONDITIONS		SIMULATED DATA	MEASURED DATA	UNIT
Static						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$, I_D = 250 µA	N-Ch	1	-	V
		$V_{DS} = V_{GS}$, I_D = - 250 µA	P-Ch	1	-	
Drain-Source On-State Resistance[a]	$R_{DS(on)}$	V_{GS} = 4.5 V, I_D = 2.5 A	N-Ch	0.044	0.048	Ω
		V_{GS} = - 4.5 V, I_D = - 1.9 A	P-Ch	0.160	0.162	
		V_{GS} = 2.5 V, I_D = 1 A	N-Ch	0.060	0.065	
		V_{GS} = - 2.5 V, I_D = - 1 A	P-Ch	0.234	0.263	
Forward Transconductance[a]	g_{fs}	V_{DS} = 10 V, I_D = 3.5 A	N-Ch	10	12	S
		V_{DS} = - 10 V, I_D = - 1.9 A	P-Ch	4	5	
Diode Forward Voltage[a]	V_{SD}	I_S = 2.8 A, V_{GS} = 0 V	N-Ch	0.80	0.80	V
		I_S = - 1.5 A, V_{GS} = 0 V	P-Ch	- 0.85	- 0.80	
Dynamic[b]						
Input Capacitance	C_{iss}	N-Channel V_{DS} = 10 V, V_{GS} = 0 V, f = 1 MHz	N-Ch	151	150	pF
			P-Ch	210	210	
Output Capacitance	C_{oss}		N-Ch	51	53	
			P-Ch	50	50	
Reverse Transfer Capacitance	C_{rss}	P-Channel V_{DS} = - 10 V, V_{GS} = 0 V, f = 1 MHz	N-Ch	21	22	
			P-Ch	34	35	
Total Gate Charge	Q_g	V_{DS} = 10 V, V_{GS} = 10 V, I_D = 3.5 A	N-Ch	2.9	3.2	nC
		V_{DS} = - 10 V, V_{GS} = - 10 V, I_D = - 1.9 A	P-Ch	4.3	6	
		N-Channel V_{DS} = 10 V, V_{GS} = 4.5 V, I_D = 3.5 A P-Channel V_{DS} = - 10 V, V_{GS} = - 4.5 V, I_D = - 1.9 A	N-Ch	1.3	1.6	
			P-Ch	2.3	2.9	
Gate-Source Charge	Q_{gs}		N-Ch	0.30	0.30	
			P-Ch	0.60	0.60	
Gate-Drain Charge	Q_{gd}		N-Ch	0.40	0.40	
			P-Ch	0.90	0.90	

Notes

a. Pulse test; pulse width ≤ 300 µs, duty cycle ≤ 2 %.
b. Guaranteed by design, not subject to production testing.

COMPARISON OF MODEL WITH MEASURED DATA (T_J = 25 °C, unless otherwise noted)

N-Channel MOSFET

Note
- Dots and squares represent measured data.

COMPARISON OF MODEL WITH MEASURED DATA (T_J = 25 °C, unless otherwise noted)

P-Channel MOSFET

Note

- Dots and squares represent measured data.