

N-Channel 150 V (D-S) MOSFET



PRODUCT SUMMARY				
V _{DS} (V)	150			
$R_{DS(on)}$ max. (Ω) at $V_{GS} = 10 \text{ V}$	0.016			
$R_{DS(on)}$ max. (Ω) at $V_{GS} = 7.5 \text{ V}$	0.017			
Q _g typ. (nC)	19			
I _D (A)	42.2			
Configuration	Single			


FEATURES

- TrenchFET® Gen V power MOSFET
- Very low R_{DS} x Q_g figure-of-merit (FOM)
- Tuned for the lowest R_{DS} x Q_{oss} FOM
- 100 % R_a and UIS tested
- Material categorization: for definitions of compliance please see www.vishav.com/doc?99912



APPLICATIONS

- · Synchronous rectification
- · Primary side switch
- DC/DC converters
- Power supplies
- Motor drive control



N-Channel MOSFET

ORDERING INFORMATION	
Package	PowerPAK SO-8
Lead (Pb)-free and halogen-free	SIR576DP-T1-RE3
Alternate manufacturing location	SIR576DP-T1-BE3

ABSOLUTE MAXIMUM RATING	iS (T _A = 25 °C, u	nless other	wise noted)		
PARAMETER		SYMBOL	LIMIT	UNIT	
Drain-source voltage		V_{DS}	150	V	
Gate-source voltage		V_{GS}	± 20		
	T _C = 25 °C		42.2		
Continuous drain surrent (T. 150 °C)	T _C = 70 °C	1 .	33.8	1	
Continuous drain current (T _J = 150 °C)	T _A = 25 °C	I _D	11.1 ^{b, c}	_	
	T _A = 70 °C		8.9 b, c		
Pulsed drain current (t = 100 μs)		I _{DM}	120	A	
Continuous source drain diede surrent	T _C = 25 °C	I _S	64.9		
Continuous source-drain diode current	T _A = 25 °C		4.5 ^{b, c}		
Single pulse avalanche current	L = 0.1 mH	I _{AS}	16	1	
Single pulse avalanche energy	L = 0.1 IIII	E _{AS}	12.8	mJ	
	T _C = 25 °C	71.4			
Maying up navor dissination	T _C = 70 °C		45.7	W	
Maximum power dissipation	tition $T_A = 25 ^{\circ}\text{C}$ P_D $\frac{40.7}{5.0 ^{\text{b, c}}}$	5.0 ^{b, c}	7 **		
	T _A = 70 °C	Ī	3.2 b, c	1	
Operating junction and storage temperature range		T _J , T _{stq}	-55 to +150	°C	
Soldering recommendations (peak temperature) ^c		1	260	1	

THERMAL RESISTANCE RATING	GS				
PARAMETER		SYMBOL	TYPICAL	MAXIMUM	UNIT
Maximum junction-to-ambient ^b	t ≤ 10 s	R _{thJA}	20	25	°C/W
Maximum junction-to-case (drain)	Steady state	R_{thJC}	1.4	1.75	C/VV

Notes

- a. Package limited
- b. Surface mounted on 1" x 1" FR4 board
- c. t = 10 s
- d. See solder profile (www.vishay.com/doc?73257). The PowerPAK SO-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection
- e. Rework conditions: manual soldering with a soldering iron is not recommended for leadless components
- f. Maximum under steady state conditions is 70 °C/W
- g. $T_C = 25$ °C



www.vishay.com

Vishay Siliconix


PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT	
Static			•				
Drain-source breakdown voltage	V_{DS}	V _{GS} = 0 V, I _D = 1 mA	150	-	-	V	
V _{DS} temperature coefficient	$\Delta V_{DS}/T_{J}$	I _D = 10 mA	-	112	-	\//00	
V _{GS(th)} temperature coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA	-	-6.4	-	mV/°C	
Gate-source threshold voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \mu A$	2	-	4	V	
Gate-source leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$	-	-	100	nA	
Zana anta callega dusia accurant		V _{DS} = 120 V, V _{GS} = 0 V	-	-	1	μΑ	
Zero gate voltage drain current	I _{DSS}	V _{DS} = 120 V, V _{GS} = 0 V, T _J = 70 °C	-	-	15		
.	-	$V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$	-	0.0133	0.016	_	
Drain-source on-state resistance ^a	R _{DS(on)}	$V_{GS} = 7.5 \text{ V}, I_D = 10 \text{ A}$	-	0.0141	0.017	Ω	
Forward transconductance a	9 _{fs}	$V_{DS} = 15 \text{ V}, I_{D} = 10 \text{ A}$	-	32	-	S	
Dynamic ^b							
Input capacitance	C _{iss}		-	1870	-		
Output capacitance	C _{oss}	$V_{DS} = 75 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	-	170	-	pF	
Reverse transfer capacitance	C _{rss}		-	6.1	-	- PF	
		$V_{DS} = 75 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$	-	25.2	38		
Total gate charge	Qg			19	29	1	
Gate-source charge	Q _{qs}	$V_{DS} = 75 \text{ V}, V_{GS} = 7.5 \text{ V}, I_{D} = 10 \text{ A}$	-	9.1	-	nC	
Gate-drain charge	Q _{qd}			2.8	-	1	
Output charge	Q _{oss}	$V_{DS} = 75 \text{ V}, V_{GS} = 0 \text{ V}$	-	56	-		
Gate resistance	R _q	f = 1 MHz	0.4	1.0	1.7	Ω	
Turn-on delay time	t _{d(on)}		-	15	30		
Rise time	t _r	$V_{DD} = 75 \text{ V}, R_L = 7.5 \Omega, I_D \cong 10 \text{ A},$	-	9	18		
Turn-off delay time	t _{d(off)}	$V_{GEN} = 10 \text{ V}, R_g = 1 \Omega$	-	24	48	1	
Fall time	t _f		-	15	30		
Turn-on delay time	t _{d(on)}		-	18	36	ns	
Rise time	t _r	$V_{DD} = 75 \text{ V}, \text{ R}_L = 7.5 \Omega, \text{ I}_D \cong 10 \text{ A},$	-	15	30	1	
Turn-off delay time	t _{d(off)}	$V_{GEN} = 7.5 \text{ V}, R_g = 1 \Omega$	-	24	48		
Fall time	t _f		-	16	32		
Drain-Source Body Diode Characteristi	cs						
Continuous source-drain diode current	I _S	T _C = 25 °C	-	-	64.9		
Pulse diode forward current	I _{SM}		-	-	120	Α	
Body diode voltage	V_{SD}	I _S = 5 A, V _{GS} = 0 V	-	0.78	1.1	V	
Body diode reverse recovery time	t _{rr}		-	67	134	ns	
Body diode reverse recovery charge	Q _{rr}	$I_F = 10 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	128	256	nC	
Reverse recovery fall time	t _a	$T_J = 25 ^{\circ}\text{C}$	-	54	-		
Reverse recovery rise time	t _b		-	13	-	ns	

Notes


- a. Pulse test; pulse width $\leq 300~\mu s,~duty~cycle \leq 2~\%$
- b. Guaranteed by design, not subject to production testing

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







Output Characteristics




On-Resistance vs. Drain Current and Gate Voltage






Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature







Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage




Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Case


Note

a. V_{GS} > minimum V_{GS} at which $R_{DS(on)}$ is specified



Current Derating a






Power, Junction-to-Ambient


Note

a. The power dissipation P_D is based on T_J max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit





Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg?63090.



DWG: 5881

PowerPAK® SO-8, (Single/Dual)

Notes 1. Inch will govern. 2 Dimensions exclusive of mold gate burrs.

3. Dimensions exclusive of mold flash and cutting burrs.

Backside View of Dual Pad

DIM		MILLIMETERS			INCHES	
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α	0.97	1.04	1.12	0.038	0.041	0.044
A1		-	0.05	0	-	0.002
b	0.33	0.41	0.51	0.013	0.016	0.020
С	0.23	0.28	0.33	0.009	0.011	0.013
D	5.05	5.15	5.26	0.199	0.203	0.20
D1	4.80	4.90	5.00	0.189	0.193	0.197
D2	3.56	3.76	3.91	0.140	0.148	0.15
D3	1.32	1.50	1.68	0.052	0.059	0.06
D4		0.57 typ.		0.0225 typ.		
D5		3.98 typ.		0.157 typ.		
E	6.05	6.15	6.25	0.238	0.242	0.24
E1	5.79	5.89	5.99	0.228	0.232	0.23
E2	3.48	3.66	3.84	0.137	0.144	0.15
E3	3.68	3.78	3.91	0.145	0.149	0.15
E4		0.75 typ.		0.030 typ.		
е		1.27 BSC		0.050 BSC		
K		1.27 typ.		0.050 typ.		
K1	0.56	-	-	0.022	-	-
Н	0.51	0.61	0.71	0.020	0.024	0.02
L	0.51	0.61	0.71	0.020	0.024	0.02
L1	0.06	0.13	0.20	0.002	0.005	0.00
θ	0°	-	12°	0°	-	12°
W	0.15	0.25	0.36	0.006	0.010	0.01
М		0.125 typ.			0.005 typ.	

Revison: 13-Feb-17 1 Document Number: 71655



RECOMMENDED MINIMUM PADS FOR PowerPAK® SO-8 Single



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index

APPLICATION NOTE



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.