

18 V, 60 A, 0.6 mΩ R_{DS(on)} Hot-Swap eFuse Switch

DESCRIPTION

The SiC32301, SiC32302, SiC32303, and SiC32304 are programmable hot swap e-fuses for high current applications such as servers, data storage, and communication products. They contain a high-side MOSFET and other control circuitry that enables them to work as stand-alone devices, or to be controlled by a hot-swap controller. The SiC32301, SiC32302, SiC32303, and SiC32304 drive up to 60 A of continuous current per device.

The SiC32301, SiC32302, SiC32303, and SiC32304 limit the inrush current to the load when a circuit card is inserted into a live backplane power source, thereby limiting the backplane's voltage drop.

The devices offer many features to simplify system designs. They provide an integrated solution for monitoring output current and die temperature, eliminating the need for an external current sensing shunt resistor, power MOSFET, and thermal sensing device.

The SiC32301, SiC32302, SiC32303, and SiC32304 detect the power FET gate, source, and drain short conditions, in addition to feedback to the controller. Also, the parts can be operated in parallel for higher current applications. The SiC32301, SiC32302, SiC32303, and SiC32304 are available in a PowerPAK MLP32-55 package.

FEATURES

- 4.5 V to 18 V operating input range
- 25 V guaranteed maximum input tolerance
- Maximum 60 A output current
- Integrated switch with lower R_{DS(on)} of 0.6 mΩ
- Built-in MOSFET driver
- Integrated current sensing with sense output
- Separate current sensing output used to program over-current value
- Built-in soft start and insertion delay
- Output short-circuit protection
- Over-temperature protection
- Built-in fuse health diagnostics
- Fault and power good signal outputs
- Parallel operation for higher current applications
- Analog temperature report
- Output voltage power down control
- Available in a PowerPAK MLP32-55 package

APPLICATIONS

- Hot swap
- PC cards
- Disk drives
- Servers
- Networking

TYPICAL APPLICATION CIRCUIT




Fig. 1 - Typical Application Circuit




Fig. 2 - SiC3230x Typical Application Diagram

PINOUT CONFIGURATION




Fig. 3 - Pins Out Configuration (Top View)




ORDERING INFORMATION					
PART NUMBER	PACKAGE	FAULT RESPONSE	ALERT PINS	MARKING CODE	
SiC32301CD-T1E3	PowerPAK MLP32-55	Switch off, and latch upon fault event	PGD, D_OC	SiC32301	
SiC32301CD-T5E3		Auto-retry, 1s after fault is removed		SiC32302	
SiC32302CD-T1E3		Switch off, and latch upon fault event	GOK, D_OC	SiC32303	
SiC32302CD-T5E3				Auto-retry, 1s after fault is removed	SiC32304
SiC32303CD-T1E3		Reference board			
SiC32303CD-T5E3					
SiC32304CD-T1E3					
SiC32304CD-T5E3					
SiC32301EVB					
SiC32302EVB					
SiC32303EVB					
SiC32304EVB					

PIN DESCRIPTION		
PIN	NAME	FUNCTION
1, 2	NC	May connect to GND, V _{OUT} , or left floating
3	D_OC	Digital output of over-current indication. D_OC is an open-drain output. When the voltage on CS is higher than 83 % x V _{CLREF} , D_OC logic is pulled low. This pin has an internal 2 MΩ pull-down resistor to artificially pull low in case the external pull-up resistor is missing
4	ON / PD	Power FET on / off control or OUT voltage pull-down mode control. Drive ON / PD higher than 1.4 V to turn on the power FET after setting ON / PD equal to 1.1 V for 2 ms will cause the controller to recognize a V _{OUT} discharge request. The power FET will begin to discharge with a 500 Ω internal resistor. Drive ON / PD below 0.8 V to open the power FET. In the event of a latching fault or inadequate input V _{IN} supply, a 1 MΩ resistor will attempt to discharge the ON / PD pin (useful for stand-alone applications). Do NOT float ON / PD
5 (SiC32301, SiC32302)	PGD	Digital output of power good indication. At initial stage, PGD is set to low by an open drain output. When V _{OUT} reaches 98 % of V _{IN} , PGD pin will turn high. There is a 5 % hysteresis. PGD is hold low at soft start stage. If a fault is detected, PGD will not be asserted or will be deserted. This pin has an internal 2 MΩ pull-up resistor to artificially pull the signal high in case the external pull-up resistor is missing. The PGD flags on the faults of T _J over temperature, switch health check failure, severe over current, CS voltage is higher than CLREF voltage for 250 μs, 200 ms soft-start timer expires / soft start failure. A fault of any paralleled part should pull the common PGD node low under parallel configuration operation when PGDs are connected together
5 (SiC32303, SiC32304)	GOK	If a fault is detected, GOK will pull low, and the switch is turn off. If the fault is caused by an OVER-CURRENT event, OVER-TEMPERATURE event or OVER-POWER event, then the GOK will latch. Other faults monitored which do not cause a latch unless the 200 ms soft-start timer expires are DRAIN-SHORT short, GATE-SOURCE short, GATE-DRAIN short, and SOFT-START FAIL. The OVER-CURRENT event will cause a GOK latch immediately if the current is greater than 100 A or if the CS voltage is greater than the CLREF voltage for 250 μs. Power or ON / PD cycling is required if the GOK latches. FET health is monitored at startup via DRAIN / GATE / SOURCE short detection but does not latch GOK unless 200 ms timer expires. This pin has an internal 2 MΩ pull-down resistor to artificially pull the signal low in case the external pull-up resistor is missing
6	NC (TEST)	Do not connect to this pin; leave floating
7	V _{INF}	This pin is an optional filtered V _{IN} pin. Connect an appropriate RC filter to filter noise on V _{IN}
8	NC (Gate)	Leave floating or connect a 33 nF capacitor to GND if load could oscillate at greater than 4 kHz at initial power on with single configuration circuit design
9 to 16	V _{IN}	System input power supply. The SiC32301 operates from a +4.5 V to +16 V input rail.
17	NC (V _{OUT} Sense)	V _{OUT} sense pin. Connect to V _{OUT} or leave floating



PIN DESCRIPTION		
PIN	NAME	FUNCTION
18	V _{TEMP}	Junction temperature sense output. The output temperature equals 200 mV + 10 mV/°C x T _J
19	SS	The SS pin is the ramping control for soft-start ramping rate. An internal fixed current source charges an external capacitor in linear fashion. The V _{OUT} voltage soft-starts at a rate that tracks the soft-start capacitor. If soft-start has not completed within 200 ms, a fault is declared. In the event that the soft-start ramp is too fast and causes in-rush current to charge V _{OUT} with too much current, the CLREF reference will override (slow down) the soft-start ramp rate. The ramping voltage on the SS pin will equal 10 % of the V _{OUT} voltage during ramping
20	GND	Signal ground
21	V _{DD}	Internal 5 V LDO output. Place a 1 μF decoupling capacitor close to V _{DD} and GND
22	I _{MON}	Current monitor output. The output current is proportional to the current flowing through the power device. The I _{MON} /I _{OUT} gain is 10 μA/A with 5 μA off set
23	CS	Current sense output. CS requires an external resistor. The V _{CS} voltage is compared with CLREF to determine the current limit
24	CLREF	Current limit reference voltage input. An internal 10 μA current is sourced from this pin to an external resistor. During soft-start, this current is further internally limited such that the developed external voltage is not more than 100 mV when V _{OUT} is less than 3.25 V, 150 mV when V _{OUT} is between 3.25 V and 40% of V _{IN} , 500 mV (approximately) when V _{OUT} is between 40 % and 80 % of V _{IN} . When V _{OUT} is 80 % of V _{IN} or higher, the CLREF voltage is set by external resistor. The max settable voltage on this pin is 1.6 V. This pin can be manually controlled / driven by an external DAC that can overdrive 10 μA.
25 to 32	V _{OUT}	Output voltage controlled by the IC. OUT is connected to the source of the integrated MOSFET
33	V _{IN}	Input of hot swap power switch

MARKING CODE



Format:

- Line 1: part number
- Line 2: Siliconix logo and ESD logo
- Line 3: factory code, year code, work week code, lot code



ABSOLUTE MAXIMUM RATINGS				
PARAMETER	SYMBOL	MIN.	MAX.	UNIT
Input voltage	V_{IN}, V_{INF}	-0.3	+25	V
Output voltage (DC)	V_{OUT}	-0.3	+25	V
Output negative voltage (10 μ s)		-3	-	V
Output negative voltage (500 μ s)		-1	-	V
Internal 5 V LDO output	V_{DD}	-0.3	-0.3 to +6	V
All other pins		-0.3	-0.3 to $V_{DD} + 0.3$	V
Operating junction temperature range	T_J	-40	+150	$^{\circ}$ C
Lead temperature	T_{SLD}	-	260	$^{\circ}$ C
Storage temperature	T_{STG}	-65	+150	$^{\circ}$ C
Pin 17 "V _{OUT} Sense" voltage range		Internally limited		
Pin 8, gate voltage range ($V_{GATE} - V_{OUT}$)		-20	20	V
Maximum continuous switch current		-	60	A
Electrostatic discharge, human body model (per EIA/JESD22-A114)	ESD_{HBM}	-	2	kV
Electrostatic discharge, charge device model (per EIA/JESD22-A115)	ESD_{CDM}	-	1.5	kV
Maximum latch-up current limit (per JESD78 class II)	I_{LU}	-	100	mA
Moisture sensitivity level	MSL	Level 1		
Storage	T_{STG}	-55	+125	$^{\circ}$ C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating/conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING RANGE				
PARAMETER	MIN.	TYP.	MAX.	UNIT
Input voltage (V_{IN})	4.5	-	18	V
Maximum continuous output current	-	-	60	A
Maximum peak output current	-	-	80	A
V_{DD} output capacitance range	2.2	-	10	μ F
CLREF voltage range	0.2	-	1.6	V
Operation junction temperature	-40	-	+125	$^{\circ}$ C

THERMAL CHARACTERISTICS			
THERMAL PARAMETER	SYMBOL	VALUE	UNIT
Thermal resistance, junction to ambient	$R_{\theta JA}$	17	$^{\circ}$ C/W
Thermal resistance, junction to case, V_{OUT} lead	$R_{\theta JCL}$	1.9	$^{\circ}$ C/W
Thermal resistance, junction to case, center of exposed pad	$R_{\theta JCB}$	1	$^{\circ}$ C/W

Note

- Thermal resistances are obtained by measurement with part mounted on evaluation board



SPECIFICATIONS						
PARAMETER	SYMBOL	TEST CONDITIONS $V_{IN} = V_{INF} = 12\text{ V}$, ON / PD = 3.3 V, CVINF = 0.1 μF , CVDSS = 4 μF , CVTEMP = 0.1 μF , RVTEMP = 1 k Ω , CSS = 100 nF, MIN. / MAX. LIMITS ARE OVER THE JUNCTION TEMPERATURE RANGE OF -40 °C TO +125 °C UNLESS SPECIFIED OTHERWISE, TYP. VALUES AT $T_A = 25\text{ °C}$	LIMITS			UNIT
			MIN.	TYP.	MAX.	
Supplies Current						
Quiescent current	I_Q	$V_{ONPD} = 3\text{ V}$, no load	-	3.15	-	mA
		Fault latch off	-	6.5	-	μA
		$V_{ONPD} = 0\text{ V}$	-	6.15	-	mA
V_{DD} Regulator and UVLO						
Regulator output voltage	V_{VDD}	$I_{VDD} = 0\text{ mA}$, $V_{INF} = 6\text{ V}$	-5%	5	5%	V
V _{DD} current limit			40	70	-	mA
V _{DD} drop out voltage		$V_{INF} = V_{IN} = 4.5\text{ V}$, $I = 20\text{ mA}$	-	140	210	mV
V_{IN} Under Voltage and Over Voltage Protections						
V _{IN} under voltage lockout threshold rising	V_{VIN_THR}		-	4.2	-	V
V _{IN} under-voltage lockout hysteresis	V_{VIN_THF}		70	105	-	mV
ON / PD						
Internal current source	I_{ON_PD}		3.8	4.2	4.6	μA
FET on insertion delay time	t_{ON_DLY}	Note: 1 ms timer begins after ON_PD pin transitions above 1.4 V	-	1	-	ms
FET on high-level input voltage	V_{ON_Hi}		1.25	1.35	1.45	V
FET on-state hysteresis	V_{ON_Hyst}		-	0.1	-	V
Switch off discharge upper threshold	V_{PD_Hi}	Note: ON / PD must be held continuously between the value of 0.8 V and 1.2 V for 80 μs before command to discharge is recognized. Discharging will commence 2 ms after command is recognized	-	1.2	-	V
Switch off discharge lower threshold	V_{PD_Lo}		-	0.8	-	V
PD mode pull-down resistor	R_{PL_DN}	Internal resistor from V_{OUT} to ground through PD controlled functionality	-	625	-	Ω
PD mode pull-down delay time	$t_{PL_DN_DLY}$	Note: This 2.08 ms is the summation of the 80 μs recognition time and 2 ms delay time	-	2.05	-	ms
ON / PD pull-down resistor	R_{PL_ONPD}	Discharge resistor on ON / PD pin activated while V_{IN} not ready	-	1	-	M Ω
Soft-Start						
Pull-up current	I_{SS}	$T_J = 25\text{ °C}$	4.5	5.2	6	μA
Gain to V_{OUT}	AVSS	30 %	8.6	10.4	12.2	V/V
		60 %	9.35	10.3	11.25	V/V
		90 %	9.6	10.3	11	V/V
SS pulldown voltage	VOL_SS	0.1 mA into pin during ON delay	-	6.7	-	mV
GOK Output						
Output low current capability	I_{GOK_ACTIVE}	$V_{GOK} = 0.2\text{ V}$	20	30	45	mA
GOK off-state leakage current	I_{GOK_LKG}	$V_{GOK} = 5\text{ V}$ Note: There is an intentional internal 2 M Ω pull down resistor	-	2.7	-	μA



SPECIFICATIONS						
PARAMETER	SYMBOL	TEST CONDITIONS $V_{IN} = V_{INF} = 12\text{ V}$, ON / PD = 3.3 V, CVINF = 0.1 μF , CVDSS = 4.7 μF , CVTEMP = 0.1 μF , RVTEMP = 1 k Ω , CSS = 100 nF, $T_J = 25\text{ }^\circ\text{C}$	LIMITS			UNIT
			MIN.	TYP.	MAX.	
I_{MON}						
Sense gain			-	10	-	$\mu\text{A/A}$
Pre-bias offset current			-	5	-	μA
I _{MON} accuracy ⁽¹⁾	I _{MON_ACC}	0.5 A \leq I _{OUT} \leq 3 A	I _{OUT} - 0.5	-	I _{OUT} + 0.5	A
		I _{OUT} = 5 A	-4.5	-	+4.5	%
		I _{OUT} = 10 A	-3	-	+3	%
		I _{OUT} = 50 A	-3	-	+3	%
Over-current threshold for D_OC signal pulling down	V _{DOC_TH}		83	87	90	%
Short - Circuit Protection						
Short-circuit current trip point	I _{SC}		-	100	-	A
Response time ⁽¹⁾	t _{SC}		-	200	-	ns
CLREF						
Internal current source	I _{CLREF}		9.5	10	10.6	μA
Internal max. current limit clamp at various V _{OUT} levels	V _{CLREF_CLMP}	V _{OUT} < 40 % V _{IN} (relevant for shorted output during startup)	80	100	125	mV
		3.25 V < V _{OUT} < 40 % V _{IN}	120	150	185	mV
		40 % V _{IN} or 3.25 V whichever is higher < V _{OUT} < 80 % V _{IN}	435	500	555	mV
		V _{OUT} > 80 % V _{IN}	1.45	1.6	1.7	V
Over-current blanking time	t _{CL_REG_OC}	During normal operation	1.8	2.3	3.3	ms
CLREF current source clamp voltage			-	1.6	-	V

Notes

- (1) Guaranteed by design and characterization
- (2) Typical limits are established by characterization and are not production tested
- (3) Min. and Max. Parameters are not 100% production tested




SPECIFICATIONS						
PARAMETER	SYMBOL	TEST CONDITIONS $V_{IN} = 12\text{ V}$, $V_{DD} = 5.0\text{ V}$, $T_J = 25\text{ }^\circ\text{C}$, unless otherwise noted	LIMITS			UNIT
			MIN. (3)	TYP. (2)	MAX. (3)	
D_OC Output						
D_OC pull down current	I_{DOC_ACTIVE}	$V_{DOC} = 0.1\text{ V}$	-	10	-	mA
D_OC off-state leakage current	I_{DOC_LKG}	Note: There is an intentional internal 2 M Ω pull down resistor	-	2.7	-	μA
D_OC flag response time (1)		Load current cross from 80 % to 90 % in 1 μs , both rise and fall of VSC	-	1	5	μs
VTEMP						
Sense Gain		Sense range 0 $^\circ\text{C}$ to 140 $^\circ\text{C}$	-	10	-	mV / $^\circ\text{C}$
Sense Offset			410	450	490	mV
Pull down current			-	50	-	μA
Thermal Shutdown						
Thermal shutdown temperature	T_{THDN}	GOK pulls low	-	140	-	$^\circ\text{C}$
Power MOSFET						
On resistance	$R_{DS(on)}$		-	0.6	0.8	m Ω
		$T_J = 85\text{ }^\circ\text{C}$	-	0.7	-	m Ω
FET Health Diagnostic (Fault Detection)						
FET VDS short threshold	V_{SCTH_DS}	Startup postponed if $V_{OUT} > V_{SCTH_DS}$ anytime after postponed (Note: this is a non-latching fault)	-	80	-	%
FET VDS short release threshold. (short flag removed threshold)	V_{DS_OK}	Startup resumed if $V_{OUT} < V_{DS_OK}$ anytime after postponed	-	70	-	%
FET gate to drain short threshold	V_{SCTH_DG}	Startup postponed if V_G is less than V_{SCDG_TH} at $V_{ON} > V_{ON_HI}$ transition. It will resume once it is below V_{DG_OK} (Note: this is a non-latching fault)	-	2.2	-	V
FET gate to drain short OK threshold	V_{DG_OK}	Startup resumed if $V_G < V_{DG_OK}$ anytime after postponed	-	2	-	V
VG low threshold	V_{G_TH}	Restart / latch if $V_{GD} < V_{G_TH}$ after t_{SS_MAX} . During normal operation, it will be a flag and triggers restart / latch	-	7	-	V
V_{OUT} low threshold	V_{OUTL_TH}		-	90	-	%
FET maximum gate fault timer	t_{gf_max}	After ON / PD goes high, if V_{GS} remains low for longer than 200 ms (Note: this fault causes GOK to latch)	-	200	-	ms
Maximum soft-start time	t_{SS_MAX}	After ON / PD goes high, if $V_{OUT} < 90\%$ V_{IN} within 200 ms, or if V_{GS} remains less than 1.5 V below internal charge pump voltage (indication of fuse not fully on) within 200 ms (Note: this fault causes GOK to latch)	-	200	-	ms

Notes

- (1) Guaranteed by design and characterization
- (2) Typical limits are established by characterization and are not production tested
- (3) Min. and Max. Parameters are not 100% production tested



FUNCTIONAL BLOCK DIAGRAM





TYPICAL CHARACTERISTICS (Test conditions: $V_{IN} = 12\text{ V}$, $C_{SS} = 220\text{ nF}$, $R_{CS} = 2\text{ k}\Omega$, $R_{CLREF} = 120\text{ k}\Omega$, $R_{CS} = 2\text{ k}\Omega$, $R_{IMON} = 2\text{ k}\Omega$, $T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified)




Fig. 4 - Start Up by EN ($I_{OUT} = 0\text{ A}$, $C_{OUT} = 10\text{ mF}$)




Fig. 7 - Shut Down by EN ($I_{OUT} = 2\text{ A}$, $C_{OUT} = 10\text{ mF}$)




Fig. 5 - Start Up by EN ($I_{OUT} = 2\text{ A}$, $C_{OUT} = 10\text{ mF}$)




Fig. 8 - Start Up by V_{IN} ($I_{OUT} = 0\text{ A}$, $C_{OUT} = 10\text{ mF}$)




Fig. 6 - Shut Down by EN ($I_{OUT} = 0\text{ A}$, $C_{OUT} = 10\text{ mF}$)




Fig. 9 - Start Up by V_{IN} ($I_{OUT} = 2\text{ A}$, $C_{OUT} = 10\text{ mF}$)



TYPICAL CHARACTERISTICS (Test conditions: $V_{IN} = 12\text{ V}$, $C_{SS} = 220\text{ nF}$, $R_{CS} = 2\text{ k}\Omega$, $R_{CLREF} = 120\text{ k}\Omega$, $R_{CS} = 2\text{ k}\Omega$, $R_{IMON} = 2\text{ k}\Omega$, $T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified)




Fig. 10 - Shut Down by V_{IN} ($I_{OUT} = 0\text{ A}$)




Fig. 13 - Shut Down by V_{IN} ($I_{OUT} = 0\text{ A}$)




Fig. 11 - Shut Down by V_{IN} ($I_{OUT} = 5\text{ A}$)




Fig. 14 - Start Up by Hot Plug V_{IN} ($I_{OUT} = 2\text{ A}$)




Fig. 12 - Start Up by Hot Plug V_{IN} ($I_{OUT} = 0\text{ A}$, $C_{OUT} = 10\text{ mF}$)




Fig. 15 - Shut Down by V_{IN} ($I_{OUT} = 5\text{ A}$)



TYPICAL CHARACTERISTICS (Test conditions: $V_{IN} = 12\text{ V}$, $C_{SS} = 220\text{ nF}$, $R_{CS} = 2\text{ k}\Omega$, $R_{CLREF} = 120\text{ k}\Omega$, $R_{CS} = 2\text{ k}\Omega$, $R_{IMON} = 2\text{ k}\Omega$, $T_A = 25\text{ }^\circ\text{C}$, unless otherwise specified)




Fig. 16 - V_{OUT} Short Circuit During Normal Operation (I_{OUT} Measured Before C_{OUT})




Fig. 19 - Start Up by Hot Plug V_{IN} with V_{OUT} Short (I_{OUT} Measured Before C_{OUT})




Fig. 17 - Start Up by EN with V_{OUT} Short (I_{OUT} Measured Before C_{OUT})




Fig. 20 - D_{OC} Assertion for Over Current During Normal Operation ($I_{LIM} = 60\text{ A}$)




Fig. 18 - Start Up by V_{IN} with V_{OUT} Short (I_{OUT} measured before C_{OUT})




Fig. 21 - D_{OC} Desertion from Over Current During Normal Operation ($I_{LIM} = 60\text{ A}$)




Fig. 22 - Over Current Protection Switch Off after 2.3 ms Blanking During Normal Operation

DETAILED OPERATIONAL DESCRIPTION

The SiC32301, SiC32302, SiC32303, and SiC32304 integrate a 60 A high-side MOSFET with $R_{DS(on)}$ of 0.6 m Ω , which is suited for multi-fuse hot-swap applications. The parts can work as stand-alone devices or be controlled by a hot-swap controller for multi-fuse operation.

The SiC32301, SiC32302, SiC32303, and SiC32304 limit the inrush current to the load when a circuit card is inserted into a live backplane power source, thereby limiting the backplane's voltage drop. It provides an integrated solution for monitoring the output current and the die temperature, eliminating the need for an external current-sensing power resistor, power MOSFET, and thermal sensing device. Also, it provides monitored current and temperature information feedback to the processor or controller. The SiC32301, SiC32302, SiC32303, and SiC32304 limit the internal MOSFET current by controlling the gate voltage through the current limit reference input and soft start ramp.

Power-Up Sequence

For hot-swap applications, the input of the SiC32301, SiC32302, SiC32303, and SiC32304 can experience a voltage spike or transient during the hot-plug procedure. This is caused by the parasitic inductance of the input trace and the input capacitor. A fixed 1 ms insertion delay stabilizes the input voltage.

If the SiC32301, SiC32302, SiC32303, and SiC32304 are controlled by a front-end hot-swap controller, there will be a time-on delay before ON / PD can turn on the power FET. This stabilizes the input voltage when GOK becomes high.

As shown in Fig. 4, the input voltage rises immediately. The power FET GATE voltage should always be pulled low during the V_{IN} plug-in with high dV/dt . The internal LDO output V_{DD} ramps up along with the input voltage. If the SiC32301, SiC32302, SiC32303, and SiC32304 co-operate with the hot-swap controller, the V_{DD} output can be used to power up the hot-swap controller.

The power FET remains off until the ON / PD signal is pulled high. When the ON / PD signal becomes high and the 1 ms insertion delay time ends, the power FET is charged up by the internal 12 μ A charge pump under the supervision of the soft-start control loop and the CLREF current limiting loop, which itself is a function of the V_{OUT}/V_{IN} voltage ratio, or alternately, the DAC output of a controller.




Fig. 23 - Start-Up Sequences Between SiC32301/2/3/4 and Front-End Controller

If the SiC32301, SiC32302, SiC32303, and SiC32304 work as stand-alone devices (see Fig. 5), an external capacitor C_{ON} can be connected from ON / PD to ground for an automatic start-up. The internal 4.2 μ A current source charges the capacitor when V_{DD} is higher than UVLO. Also, ON / PD can be pulled up externally to the V_{DD} voltage. An internal 10 μ A CLREF current source determines the current limit level through a resistor to ground.




Fig. 24 - Standalone Operating Schematic

Current Limit at Start-Up

The SiC32301, SiC32302, SiC32303, and SiC32304 load current is limited by the CLREF input. The CS voltage is compared with the CLREF voltage through an OTA amplifier to regulate the power FET gate. This prevents the switch current from exceeding the CLREF defined current limit. The CLREF voltage is set and internally clamped lower during start-up to allow a controlled, gradual ramping up of V_{OUT} voltage. Once V_{OUT} is ramped close to V_{IN} , the CLREF can be raised to the full current limit, the power FET gate is fully enhanced, and the system is ready to draw power from the input.




Fig. 25 - CLREF Maximum Clamp at Different V_{OUT} Levels

As shown in Fig. 27, in order to protect the device from overheating during start-up, a maximum power limit is included during start-up. The CLREF voltage has an internal maximum clamp that depends on V_{IN} and V_{OUT} . When V_{OUT} is less 3.25 V, CLREF is clamped at 100 mV. When V_{OUT} is between 3.25 V and 40 % of V_{IN} , CLREF is clamped at 150 mV. When V_{OUT} is between 40 % and 80 % of V_{IN} , CLREF is clamped at 500 mV. When V_{OUT} is > 80 % V_{IN} , CLREF is clamped to 1.6 V.

The desired start-up current limit is a function of the CS resistor R_{CS} . The CLREF voltage is calculated with equation (1):

$$I_{LIMIT_SS} = \frac{V_{CLREF_SS}}{CS_{gain} \times R_{CS}}$$

Where V_{CLREF_SS} is the CLREF voltage at start-up. Then the V_{OUT} power-up ramp time can be approximately estimated with equation (2):

$$t_{RAMP} = \frac{V_{IN}}{I_{LOAD}} \times C_{OUT}$$

The V_{OUT} ramp time varies with the load condition and the output capacitor (C_{OUT}) while adopting the CLREF current limit during start-up. For example, for $V_{CLREF_SS} = 100$ mV, $R_{CS} = 2$ k Ω . The desired soft-start current limit is 5 A, that is, the maximum FET start-up current is limited to around 5 A. If $C_{OUT} = 8500$ μ F, $V_{IN} = 12$ V, and the V_{OUT} ramp time is about 20.4 ms without an output load.

A capacitor connected to SS determines the soft-start time. When ON / PD is pulled high, a constant-current source ramps up the voltage on SS. The output voltage rises at approximately ten times the SS slew rate. The SS capacitor can be set larger to increase the soft-start time. Load sharing during SS.

During start-up, if the CS voltage exceeds CLREF, the power FET gate-to-source voltage is regulated to hold the FET current constant. If the power FET remains on while the V_{OUT} remains lower than 90 % V_{IN} within the 200 ms maximum soft-start time, the power FET is shut down when the 200 ms time ends (see Fig. 8).




Fig. 26 - Start-Up at Fault

Normal Operation

When the output voltage has ramped up close to V_{IN} and it remains higher than 80 % V_{IN} , the CLREF voltage will be allowed to operate at full value (not to exceed 1.6 V). Once V_{OUT} has completed ramping, the charge pump will drive V_{GS} of the power FET to a fully enhanced phase. Fault supervision circuits will continue to monitor the need for corrective action.

Current Limit at Normal Operation

During normal operation, if the CS voltage exceeds V_{OC_TH} , which is typically 85 % of the CLREF voltage, the D_OC flag will activate. If the CS voltage exceeds CLREF voltage for more than 250 μ s, the switch will be turned off, and the GOK flag will latch. During this 250 μ s window, the V_{GS} of the power FET remains fully enhanced unless short circuit or over-temperature fault is detected. No current limiting occurs during this 250 μ s interval. If the GOK pin latches, the power supply or ON / PD of SiC32301/3 will require cycling to clear the latch. The SiC32302/4 will auto-retry power on after 1 s if ON / PD remains high.

The desired OCP threshold at normal operation is a function of the CS resistor (R_{CS}). The threshold should be higher than the normal maximum load current, allowing the tolerances in the current sense value. The current limit can be set using equation (5):

$$I_{LIMIT} = \frac{V_{CLREF}}{CS_{gain} \times R_{CS}}$$

Where V_{CLREF} is the voltage of CLREF in normal operation. CSgain is 10 μ A/A. For example, for $V_{CLREF} = 1.2$ V, $R_{CS} = 2$ k Ω ; the desired current limit is 59.5 A at normal operation.

Short-Circuit Protection

Regardless of the programmed value of CLREF, if a current greater than 100 A is observed, the power FET V_{GS} is forced to 0 V rapidly (typically within 200 ns) and the GOK fault will be latched.

ON / PD Control

ON / PD is used to control both the on/off of the internal power FET and the pull-down mode of the output voltage. When ON / PD is used for power FET on / off control, the FET is turned on if the ON / PD voltage is higher than 1.4 V. If the ON / PD voltage is lower than 1.2 V, the FET is turned off. If ON / PD is used for V_{OUT} pull-down mode, the ON / PD voltage should be driven to approximately 1.1 V for more than 80 μ s. The device recognizes 0.8 V < ON / PD < 1.2 V as a special state that requires pulling down V_{OUT} .

The ON / PD has a fixed 1 ms insertion delay after V_{DD} and V_{IN} have passed the UVLO threshold. All fault functionality is operative during the insertion delay, so that the GOK signal is pulled high if no fault is detected or remains low if a fault is detected. If a non-latching fault self-clears, then a 1 ms timer will begin once the ON_PD pin is above 1.4 V. When V_{IN} is below the UVLO threshold an internal 1 M Ω pull down resistor will attempt to discharge the ON_PD pin.

Once V_{IN} UVLO is cleared, the pull down resistor is disabled and the 4.2 μ A charge current is enabled.

Once the ON / PD voltage is pulled higher than 1.4 V, and the 1 ms insertion delay ends, the internal charge pump charges the power FET's GATE. Once the GATE voltage reaches its threshold (V_{GSTH}), the power FET turns on (Fig. 9). The output voltage rises following the soft-start control loop retarding the Gate voltage until V_{OUT} is sufficiently charged. This limits the power FET in-rush current.




Fig. 27 - Power FET On / Off Control by ON / PD When no Fault Occurs

If the SiC32301, SiC32302, SiC32303, and SiC32304 work in stand-alone mode, a capacitor on ON / PD can be used for automatic start-up by the internal 4.2 μ A pull-up current source. Once the ON / PD voltage reaches its turn-on threshold, the power FET Gate is charged by the internal charge pump.

When the ON / PD voltage is set to around 1.1 V for more than 80 μ s, devices enter in pull-down mode (see Fig. 10). In pull-down mode, an integrated 625 Ω pull-down resistor discharges the output after a fixed delay time (2 ms). If the ON / PD signal is pulled low directly, the pull-down mode is disabled, and the switch output voltage discharges through the external load.




Fig. 28 - PD Mode Control by ON / PD

The connection of ON / PD shown in Fig. 11. controls ON / PD through a resistor divider from the controller. For example, choose $R_{ON} = 100\text{ k}\Omega$. If ON / PD is only used for the power FET on / off control, the resistor R_{PD} can be set to $0\ \Omega$. Pull-down mode can be set by selecting a $22\text{ k}\Omega$ R_{PD} resistor. ON / PD is set to around 1 V by the external resistor divider and the ON / PD internal $4.2\ \mu\text{A}$ current source.




Fig. 29 - ON / PD Connection

GOK / PGD Report

GOK / PGD is an open-drain, active-low signal which reports the eFuse status. When a fault occurs, GOK / PGD is pulled low.

Pull up GOK / PGD to the V_{DD} voltage through a $100\text{ k}\Omega$ resistor. During the V_{DD} power-up, the GOK / PGD output is driven low. Before the power FET is turned on, the GOK fault stats is checked during the ON / PD 1 ms insertion delay. All fault functionality is operative during the insertion delay time, therefore GOK / PGD is pulled high if no fault is detected or is pulled low if a fault is detected.

GOK monitors the following fault events:

1. Over-current protection: when the CS voltage exceeds the CLREF threshold during normal operation, the GOK signal is pulled low and latches after a $250\ \mu\text{s}$ gate regulation time
2. Short-circuit protection: when the load current reaches 100 A rapidly, GOK is pulled low immediately and latches
3. The integrated power FET D-S, G-D, and G-S short detection: detailed performance characteristics can be reviewed in the “Damaged Integrated Power FET Detection” section. Although these faults cause GOK / PGD to pull low immediately, the GOK / PGD pin does not latch unless the 200 ms soft start timer expires.
4. Over-temperature protection at junction temperature $T_J > 140\text{ }^\circ\text{C}$: once a fault is detected GOK is pulled low and latches. Over-temperature protection hysteresis is $20\text{ }^\circ\text{C}$.

The release of the GOK fault latch can be accomplished by recycling V_{IN} or by toggling ON / PD.

Fig. 12 and Fig. 13 show the FET on / off control with the GOK timing diagram.




Fig. 30 - FET On / Off Control With PGD Timing Diagram




Fig. 31 - FET On / Off Control With GOK Timing Diagram

Damaged Integrated Power FET Detection

Damaged integrated power FET detection includes FET drain-source shorts, gate-drain shorts, and gate-source shorts.

1. D-S short detection during start-up

Once the V_{DD} is higher than the UVLO rising threshold, the controller detects a shorted pass FET during power-up by treating an output voltage that exceeds $70\% \times V_{IN}$ during power up as a short on the MOSFET. The GOK signal remains low when the controller detects $V_{OUT} > 70\% \times V_{IN}$ during start up. Once the short is removed and the controller detects $V_{OUT} < 70\% \times V_{IN}$, the GOK signal is released to high again, and the hot-swap controller prepares for normal start-up.

2. G-D short detection during start-up

The G-D short is detected by monitoring the G-S voltage. During power-up, the controller detects the power FET G-D short by the condition of power FET drain-to-gate voltage ($V_{GS} > 2\text{ V}$). The GOK signal remains low until the short is removed, and the controller detects $V_{GS} < 2\text{ V}$.

3. G-S, G-D short detection during normal operation

When the part operates normally and V_{OUT} remains higher than 90% of V_{IN} , the controller determines the power FET G-S or G-D short by the $V_{CP} - V_{GATE}$ voltage, where V_{CP} is the internal charge pump voltage. The fault latch can be cleared by recycling V_{IN} or by toggling ON / PD.

The power FET short faults are listed in Table 1

TABLE 1 - THE POWER FET SHORT FAULTS			
FET FAULT		DETECTION CONDITION	PGD/GOK FLAG
Start-up FET short	D - S	$V_{OUT} > 70 \% \times V_{IN}$	Keep low until $V_{OUT} < 70 \% \times V_{IN}$
	G - D	$V_{GS} > 2 \text{ V}$	Keep low until $V_{GS} < 2 \text{ V}$
Normal operation FET short	G - D / G - S	$(V_{CP} - V_{GATE}) > 2 \text{ V}$ after 200 ms	Pull low

D_OC Report

D_OC is an open-drain, active-low output to report the over-current fault. When the voltage on CS is higher than V_{OC_TH} , typically 83 % of CLREF, the D_OC is driven low. Pull up D_OC to the VDD voltage through a 100 kΩ resistor.

Input and Output Transient Protection

The hot-swap system experiences positive transients on the input during a hot plug or rapid turn-off with high current due to parasitic inductance in the input circuit.

For input transient protection, a TVS diode (transient voltage suppressor, a type of Zener diode) may be required on the input to limit transient voltages below the absolute maximum ratings.

The output may experience negative transients during rapid turn-off with high current due to inductance in the output circuit. The lowest voltage allowed on the device output is $-0.3 V_{DC}$ and -1 V for 500 μs transient pulse. If a transient makes OUT more negative, the internal ESD Zener diode attached to the pin will become forward biased, and the current will be conducted across the substrate to the ground. The internal ESD diode may not be strong enough to sustain a large current, and the current may disrupt normal operation or, if large enough, damage the part.

An output voltage clamp diode may be required on the output to limit negative transients. Select a Schottky diode with a low forward voltage at the anticipated current during an output short. By doing this, the negative voltage spike at the output terminal can be clamped at less than -0.7 V , thus the IC is protected during a short output.

Current Sense (CS Output)

CS provides a current proportional to the output current (the current through the power device). The gain of the current sense is 10 μA/A.

There is a resistor (R_{CS}) connected from CS to form an external voltage. Use equation (6) and equation (7) to determine a proper reference voltage:

$$I_{CS} = I_{OUT} \times 10 \mu\text{A/A} + 5 \mu\text{A} \quad (6)$$

$$V_{CS} = I_{CS} \times R_{CS} \quad (7)$$

Once the CS voltage reaches the CLREF current limit threshold, the internal circuit regulates the gate voltage to hold the current in the power FET constant.

Current Monitor (I_MON Output)

The gain of the current monitor is 10 μA/A. There is a resistor (R_{IMON}), connected from I_MON to ground. The I_MON voltage range of 0 V to 1.6 V is required to keep I_MON's output current linearly proportional to the output current use equation (8) and equation (9) to determine a proper reference voltage:

$$I_{MON} = I_{OUT} \times 10 \mu\text{A/A} + 5 \mu\text{A} \quad (8)$$

$$V_{IMON} = I_{MON} \times R_{IMON} \quad (9)$$

The current monitor output can be used by the controller to accurately monitor the output current. Place a 100 nF capacitor from I_MON to GND to smooth the indicator voltage.

Generally, connect a 2 kΩ resistor (R_{IMON}) to ground to set the gain of the output, which is about 20 mV per ampere. For best accuracy, use resistors within 1 percent.

Temperature Sense Output, V_TEMP

V_TEMP reports the junction temperature. It is a voltage output proportional to the junction temperature. The V_TEMP output voltage is 10 mV/°C with a 200 mV offset. See equation (10):

$$V_{TEMP} = T_{JUNCTION} \times 10 \text{ mV/}^\circ\text{C} + 200 \text{ mV} \quad (10)$$

For example, if the junction temperature is 100 °C, the V_TEMP voltage is 1.2 V. If $V_{TEMP} = 0 \text{ V}$, the junction temperature is about $-20 \text{ }^\circ\text{C}$. The total temperature sense range is $-20 \text{ }^\circ\text{C}$ to $+140 \text{ }^\circ\text{C}$. When the junction temperature is below $-20 \text{ }^\circ\text{C}$, V_TEMP remains at 0 V.

In multi-fuse operation, V_TEMP pins of every paralleled fuse can be connected to the temperature monitor pin of the controller (see Fig. 14). When TMON pins are paralleled the highest temperature of all units will be reported.




Fig. 32 - Multi-Fuse Temperature Sense Utilization



Thermal Protection

The device temperature is sensed by monitoring the junction temperature of the IC. The temperature information can be read from V_{TEMP} .

The device itself has thermal protection. When the junction temperature exceeds the threshold (140 °C), the power FET is turned off, and GOK / PGD is pulled low.

UVLO Protection

The devices have a under-voltage lockout protection feature on V_{DD} exceeds the UVLO threshold. The devices can start up only when V_{DD} exceeds the UVLO threshold. The UVLO protection is non-latching fault.

APPLICATION SCHEMATICS




Fig. 33 - SiC32301, 32303 (Latch Logic), Parallel Fuse Operation With Controller

The ON pin can interface with micro-processor for on / off and discharge control. Toggling the ON pin will reset the fuse latch. The ON / PD can also be connected to a voltage divider from VIN to set circuit UVLO level.




Fig. 34 - SiC32302, SiC32304 (Auto-Retry Logic), Parallel Fuse Operation With Controller

The ON pin can interface with micro-processor for on / off and discharge control.
 The paralleled devices on can be controlled by the V_{IN} voltage divider.




Fig. 35 - Safe Operating Area Curve

PRODUCT SUMMARY				
Part number	SiC32301	SiC32302	SiC32303	SiC32304
Description	0.6 mΩ, hot-swap eFuse, I _{MON} , PGD, D_OC report latch on fault	0.6 mΩ, hot-swap eFuse, I _{MON} , PGD, D_OC report latch on fault	0.6 mΩ, hot-swap eFuse, I _{MON} , GOK, D_OC report latch on fault	0.6 mΩ, hot-swap eFuse, I _{MON} , GOK, D_OC report latch on fault
Configuration	Parallable	Parallable	Parallable	Parallable
Slew rate time (μs)	Adjustable	Adjustable	Adjustable	Adjustable
On delay time (μs)	1000	1000	1000	1000
Input voltage min. (V)	4.5	4.5	4.5	4.5
Input voltage max. (V)	25	25	25	25
On-resistance at input voltage min. (mΩ)	0.6	0.6	0.6	0.6
On-resistance at input voltage max. (mΩ)	0.6	0.6	0.6	0.6
Quiescent current at input voltage min. (μA)	2100	2100	2100	2100
Quiescent current at input voltage max. (μA)	2800	2800	2800	2800
Output discharge (yes / no)	Yes	Yes	Yes	Yes
Reverse blocking (yes / no)	No	No	No	No
Continuous current (A)	60	50	60	50
Package type	PowerPAK MLP32-55	PowerPAK MLP32-55	PowerPAK MLP32-55	PowerPAK MLP32-55
Package size (W, L, H) (mm)	5 x 5 x 1	5 x 5 x 1	5 x 5 x 1	5 x 5 x 1
Status code	-	-	-	-
Product type	Hot swap, eFuse, slew rate, current report	Hot swap, eFuse, slew rate, current report	Hot swap, eFuse, slew rate, current report	Hot swap, eFuse, slew rate, current report
Applications	Computers, telecom, industrial	Computers, telecom, industrial	Computers, telecom, industrial	Computers, telecom, industrial

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg?63094.



Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.