

N- and P-Channel 30 V (D-S) MOSFET

DESCRIPTION


The attached spice model describes the typical electrical characteristics of the n- and p-channel vertical DMOS. The subcircuit model is extracted and optimized over the - 55 °C to 125 °C temperature ranges under the pulsed 0 V to 10 V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched C_{gd} model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

CHARACTERISTICS

- N- and P-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS
- Apply for both Linear and Switching Application
- Accurate over the - 55 °C to 125 °C Temperature Range
- Model the Gate Charge, Transient, and Diode Reverse Recovery Characteristics

SUBCIRCUIT MODEL SCHEMATIC



Note

- This document is intended as a SPICE modeling guideline and does not constitute a commercial product datasheet. Designers should refer to the appropriate datasheet of the same number for guaranteed specification limits.







SPECIFICATIONS ($T_J = 25^\circ\text{C}$, unless otherwise noted)							
PARAMETER	SYMBOL	TEST CONDITIONS		SIMULATED DATA	MEASURED DATA	UNIT	
Static							
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	N-Ch	2	-	V	
		$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$	P-Ch	2.4	-		
Drain-Source On-State Resistance ^a	$R_{DS(\text{on})}$	$V_{GS} = 10 \text{ V}, I_D = 0.6 \text{ A}$	N-Ch	0.322	0.323	Ω	
		$V_{GS} = -10 \text{ V}, I_D = -0.4 \text{ A}$	P-Ch	0.740	0.740		
		$V_{GS} = 4.5 \text{ V}, I_D = 0.1 \text{ A}$	N-Ch	0.458	0.437		
		$V_{GS} = -4.5 \text{ V}, I_D = -0.1 \text{ A}$	P-Ch	1.4	1.4		
Forward Transconductance ^a	g_{fs}	$V_{DS} = 15 \text{ V}, I_D = 0.6 \text{ A}$	N-Ch	1.4	1.2	S	
		$V_{DS} = -15 \text{ V}, I_D = -0.4 \text{ A}$	P-Ch	0.71	0.60		
Diode Forward Voltage ^a	V_{SD}	$I_S = 0.5 \text{ A}, V_{GS} = 0 \text{ V}$	N-Ch	0.86	0.80	V	
		$I_S = -0.4 \text{ A}, V_{GS} = 0 \text{ V}$	P-Ch	-0.89	-0.80		
Dynamic^b							
Input Capacitance	C_{iss}	N-Channel $V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	N-Ch	28	28	pF	
Output Capacitance	C_{oss}		P-Ch	34	34		
Reverse Transfer Capacitance	C_{rss}		N-Ch	10	10		
Total Gate Charge	Q_g		P-Ch	12	12		
			N-Ch	5	5		
Gate-Source Charge	Q_{gs}		P-Ch	7	7		
	N-Channel $V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 0.6 \text{ A}$	N-Ch	0.53	1	nC		
Gate-Drain Charge		Q_{gd}		P-Ch		0.72	1.5
				N-Ch		0.29	0.55
				P-Ch		0.40	0.80
				N-Ch		0.20	0.20
				P-Ch		0.40	0.40
				N-Ch		0.20	0.20
				P-Ch		0.35	0.35

Notes

- a. Pulse test; pulse width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.
b. Guaranteed by design, not subject to production testing.

COMPARISON OF MODEL WITH MEASURED DATA ($T_J = 25^\circ\text{C}$, unless otherwise noted)







N-Channel MOSFET


Note

- Dots and squares represent measured data.

COMPARISON OF MODEL WITH MEASURED DATA ($T_J = 25^\circ\text{C}$, unless otherwise noted)

P-Channel MOSFET


Note

- Dots and squares represent measured data.