

P-Channel 20 V (D-S) MOSFET

DESCRIPTION


The attached SPICE model describes the typical electrical characteristics of the p-channel vertical DMOS. The subcircuit model is extracted and optimized over the - 55 °C to + 125 °C temperature ranges under the pulsed 0 V to 10 V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched C_{gd} model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

CHARACTERISTICS

- P-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS
- Apply for both Linear and Switching Application
- Accurate over the - 55 °C to + 125 °C Temperature Range
- Model the Gate Charge

SUBCIRCUIT MODEL SCHEMATIC



Note

This document is intended as a SPICE modeling guideline and does not constitute a commercial product datasheet. Designers should refer to the appropriate datasheet of the same number for guaranteed specification limits.









SPECIFICATIONS $T_J = 25^\circ\text{C}$, unless otherwise noted					
PARAMETER	SYMBOL	TEST CONDITIONS	SIMULATED DATA	MEASURED DATA	UNIT
Static					
Gate-Source Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$, $I_D = -250\ \mu\text{A}$	0.7	-	V
Drain-Source On-State Resistance ^a	$R_{DS(on)}$	$V_{GS} = -4.5\ \text{V}$, $I_D = -1\ \text{A}$	0.096	0.098	Ω
		$V_{GS} = -2.5\ \text{V}$, $I_D = -1\ \text{A}$	0.106	0.115	
Forward Transconductance ^a	g_{fs}	$V_{DS} = -10\ \text{V}$, $I_D = -1\ \text{A}$	5	7	S
Diode Forward Voltage ^a	V_{SD}	$I_S = -1\ \text{A}$	-0.70	-0.80	V
Dynamic^b					
Input Capacitance	C_{iss}	$V_{DS} = -10\ \text{V}$, $V_{GS} = 0\ \text{V}$, $f = 1\ \text{MHz}$	603	610	pF
Output Capacitance	C_{oss}		119	120	
Reverse Transfer Capacitance	C_{rss}		95	95	
Total Gate Charge	Q_g	$V_{DS} = -10\ \text{V}$, $V_{GS} = -8\ \text{V}$, $I_D = -1\ \text{A}$	13	16	nC
Gate-Source Charge	Q_{gs}		8	9.5	
Gate-Drain Charge	Q_{gd}		0.90	0.90	
			2.6	2.6	

Notes

- a. Pulse test; pulse width $\leq 300\ \mu\text{s}$, duty cycle $\leq 2\ \%$.
b. Guaranteed by design, not subject to production testing.



COMPARISON OF MODEL WITH MEASURED DATA $T_J = 25^\circ\text{C}$, unless otherwise noted



Note

Dots and squares represent measured data.

Copyright: Vishay Intertechnology, Inc.