

N- and P-Channel 20 V (D-S) MOSFET

DESCRIPTION


The attached SPICE model describes the typical electrical characteristics of the n- and p-channel vertical DMOS. The sub-circuit model is extracted and optimized over the -55 °C to +125 °C temperature ranges under the pulsed 0 V to 4.5 V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched C_{gd} model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

CHARACTERISTICS

- N and P-Channel Vertical DMOS
- Macro Model (Sub-circuit Model)
- Level 3 MOS
- Apply for both Linear and Switching Application
- Accurate over the -55 °C to +125 °C Temperature Range
- Model the Gate Charge

SUBCIRCUIT MODEL SCHEMATIC









Note

- This document is intended as a SPICE modeling guideline and does not constitute a commercial product datasheet. Designers should refer to the appropriate datasheet of the same number for guaranteed specification limits.







SPECIFICATIONS ($T_J = 25^\circ\text{C}$, unless otherwise noted)								
PARAMETER	SYMBOL	TEST CONDITIONS		SIMULATED DATA	MEASURED DATA	UNIT		
Static								
Gate-Source Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}$, $I_D = 250 \mu\text{A}$	N-Ch	0.6	-	V		
		$V_{DS} = V_{GS}$, $I_D = -250 \mu\text{A}$	P-Ch	0.6	-			
Drain-Source On-State Resistance ^a	$R_{DS(\text{on})}$	$V_{GS} = 4.5 \text{ V}$, $I_D = 0.5 \text{ A}$	N-Ch	0.32	0.33	Ω		
		$V_{GS} = -4.5 \text{ V}$, $I_D = -0.35 \text{ A}$	P-Ch	0.62	0.63			
		$V_{GS} = 2.5 \text{ V}$, $I_D = 0.2 \text{ A}$	N-Ch	0.38	0.38			
		$V_{GS} = -2.5 \text{ V}$, $I_D = -0.35 \text{ A}$	P-Ch	0.91	0.87			
Forward Transconductance ^a	g_{fs}	$V_{DS} = 10 \text{ V}$, $I_D = 0.5 \text{ A}$	N-Ch	2	2	S		
		$V_{DS} = -10 \text{ V}$, $I_D = -0.3 \text{ A}$	P-Ch	1	1			
Diode Forward Voltage ^a	V_{SD}	$I_S = 0.5 \text{ A}$, $V_{GS} = 0 \text{ V}$	N-Ch	0.81	0.85	V		
		$I_S = -0.3 \text{ A}$, $V_{GS} = 0 \text{ V}$	P-Ch	-0.83	-0.87			
Dynamic ^b								
Input Capacitance	C_{iss}	N-Channel $V_{DS} = 10 \text{ V}$, $V_{GS} = 0 \text{ V}$, $f = 1 \text{ MHz}$ P-Channel $V_{DS} = -10 \text{ V}$, $V_{GS} = 0 \text{ V}$, $f = 1 \text{ MHz}$	N-Ch	43	43	pF		
Output Capacitance	C_{oss}		P-Ch	46	45			
Reverse Transfer Capacitance	C_{rss}		N-Ch	14	14			
Total Gate Charge	Q_g		P-Ch	15	15			
Gate-Source Charge	Q_{gs}		N-Ch	8	8			
Gate-Drain Charge	Q_{gd}		P-Ch	10	10			
Notes								
a. Pulse test; pulse width $\leq 300 \mu\text{s}$, duty cycle $\leq 2 \%$.								
b. Guaranteed by design, not subject to production testing.								

COMPARISON OF MODEL WITH MEASURED DATA $T_J = 25^\circ\text{C}$, unless otherwise noted

N-Channel MOSFET

Note

- Dots and squares represent measured data.

COMPARISON OF MODEL WITH MEASURED DATA $T_J = 25^\circ\text{C}$, unless otherwise noted

P-Channel MOSFET

Note

- Dots and squares represent measured data.

Copyright: Vishay Intertechnology, Inc.