

## Dual N-Channel 12 V (D-S) 175 °C MOSFET

### DESCRIPTION


The attached SPICE model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 °C to +125 °C temperature ranges under the pulsed 0 V to 10 V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched  $C_{gd}$  model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

### CHARACTERISTICS

- N-channel vertical DMOS
- Macro model (subcircuit model)
- Level 3 MOS
- Apply for both linear and switching application
- Accurate over the -55 °C to +125 °C temperature range
- Model the gate charge

### SUB-CIRCUIT MODEL SCHEMATIC



### Note

- This document is intended as a SPICE modeling guideline and does not constitute a commercial product datasheet. Designers should refer to the appropriate datasheet of the same number for guaranteed specification limits.









SPECIFICATIONS (T <sub>J</sub> = 25 °C, unless otherwise noted)						
PARAMETER	SYMBOL	TEST CONDITIONS	CHANNEL	SIMULATED DATA	MEASURED DATA	UNIT
Static						
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA	N-Ch 1	1.3	1.5	V
			N-Ch 2	1.3	1.5	
Drain-Source On-State Resistance <sup>a</sup>	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 15 A	N-Ch 1	0.0050	0.0052	Ω
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 20 A	N-Ch 2	0.0021	0.0021	
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 13 A	N-Ch 1	0.0068	0.0065	
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 18 A	N-Ch 2	0.0028	0.0027	
Forward Transconductance <sup>a</sup>	g <sub>fs</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 15 A	N-Ch 1	56	49	S
		V <sub>DS</sub> = 10 V, I <sub>D</sub> = 20 A	N-Ch 2	77	91	
Diode Forward Voltage	V <sub>SD</sub>	I <sub>S</sub> = 10 A	N-Ch 1	0.8	0.8	V
		I <sub>S</sub> = 20 A	N-Ch 2	0.8	0.8	
Dynamic <sup>b</sup>						
Input Capacitance	C <sub>iss</sub>	N-Channel 1 V <sub>DS</sub> = 6 V, V <sub>GS</sub> = 0 V, f = 1 MHz	N-Ch 1	808	777	pF
Output Capacitance	C <sub>oss</sub>		N-Ch 2	1990	2018	
		N-Ch 1	547	539		
Reverse Transfer Capacitance	C <sub>rss</sub>	N-Channel 2 V <sub>DS</sub> = 6 V, V <sub>GS</sub> = 0 V, f = 1 MHz	N-Ch 2	1310	1313	
		N-Ch 1	278	270		
		N-Ch 2	681	683		
Total Gate Charge	Q <sub>g</sub>	N-Channel 1 V <sub>DS</sub> = 6 V, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 20 A	N-Ch 1	14	14.5	nC
Gate-Source Charge	Q <sub>gs</sub>		N-Ch 2	36	35.9	
		N-Ch 1	1.7	1.7		
Gate-Drain Charge	Q <sub>gd</sub>	N-Channel 2 V <sub>DS</sub> = 6 V, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 60 A	N-Ch 2	4.1	4.1	
		N-Ch 1	2.1	2.1		
		N-Ch 2	4.3	4.3		

**Notes**a. Pulse test; pulse width  $\leq 300\ \mu\text{s}$ , duty cycle  $\leq 2\ \%$ .

b. Guaranteed by design, not subject to production testing.



## COMPARISON OF MODEL WITH MEASURED DATA N-CHANNEL 1 ( $T_J = 25^\circ\text{C}$ , unless otherwise noted)









### Note

- Dots and squares represent measured data.



## COMPARISON OF MODEL WITH MEASURED DATA N-CHANNEL 2 ( $T_J = 25^\circ\text{C}$ , unless otherwise noted)



### Note

- Dots and squares represent measured data.

Copyright: Vishay Intertechnology, Inc.