Dual N-Channel 12 V (D-S) 175 °C MOSFET

DESCRIPTION

The attached SPICE model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 °C to +125 °C temperature ranges under the pulsed 0 V to 10 V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched C_{gd} model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

CHARACTERISTICS

- N-channel vertical DMOS
- Macro model (subcircuit model)
- Level 3 MOS
- Apply for both linear and switching application
- Accurate over the -55 °C to +125 °C temperature range
- Model the gate charge

SUB-CIRCUIT MODEL SCHEMATIC



Note

- This document is intended as a SPICE modeling guideline and does not constitute a commercial product datasheet. Designers should refer to the appropriate datasheet of the same number for guaranteed specification limits.

SPECIFICATIONS (T_J = 25 °C, unless otherwise noted)						
PARAMETER	**SYMBOL**	**TEST CONDITIONS**	**CHANNEL**	**SIMULATED DATA**	**MEASURED DATA**	**UNIT**
Static						
Gate Threshold Voltage	$V_{GS(th)}$	V_{DS} = V_{GS}, I_D = 250 µA	N-Ch 1	1.3	1.5	V
			N-Ch 2	1.3	1.5	
Drain-Source On-State Resistance [a]	$R_{DS(on)}$	V_{GS} = 10 V, I_D = 15 A	N-Ch 1	0.0050	0.0052	Ω
		V_{GS} = 10 V, I_D = 20 A	N-Ch 2	0.0021	0.0021	
		V_{GS} = 4.5 V, I_D = 13 A	N-Ch 1	0.0068	0.0065	
		V_{GS} = 4.5 V, I_D = 18 A	N-Ch 2	0.0028	0.0027	
Forward Transconductance [a]	g_{fs}	V_{DS} = 10 V, I_D = 15 A	N-Ch 1	56	49	S
		V_{DS} = 10 V, I_D = 20 A	N-Ch 2	77	91	
Diode Forward Voltage	V_{SD}	I_S = 10 A	N-Ch 1	0.8	0.8	V
		I_S = 20 A	N-Ch 2	0.8	0.8	
Dynamic [b]						
Input Capacitance	C_{iss}	N-Channel 1 V_{DS} = 6 V, V_{GS} = 0 V, f = 1 MHz N-Channel 2 V_{DS} = 6 V, V_{GS} = 0 V, f = 1 MHz	N-Ch 1	808	777	pF
			N-Ch 2	1990	2018	
Output Capacitance	C_{oss}		N-Ch 1	547	539	
			N-Ch 2	1310	1313	
Reverse Transfer Capacitance	C_{rss}		N-Ch 1	278	270	
			N-Ch 2	681	683	
Total Gate Charge	Q_g	N-Channel 1 V_{DS} = 6 V, V_{GS} = 10 V, I_D = 20 A N-Channel 2 V_{DS} = 6 V, V_{GS} = 10 V, I_D = 60 A	N-Ch 1	14	14.5	nC
			N-Ch 2	36	35.9	
Gate-Source Charge	Q_{gs}		N-Ch 1	1.7	1.7	
			N-Ch 2	4.1	4.1	
Gate-Drain Charge	Q_{gd}		N-Ch 1	2.1	2.1	
			N-Ch 2	4.3	4.3	

Notes

a. Pulse test; pulse width ≤ 300 µs, duty cycle ≤ 2 %.

b. Guaranteed by design, not subject to production testing.

COMPARISON OF MODEL WITH MEASURED DATA N-CHANNEL 1 (T_J = 25 °C, unless otherwise noted)













Note

- Dots and squares represent measured data.

COMPARISON OF MODEL WITH MEASURED DATA N-CHANNEL 2 (T_J = 25 °C, unless otherwise noted)













Note

- Dots and squares represent measured data.