Automotive N- and P-Channel 30 V (D-S) 175 °C MOSFET

DESCRIPTION

The attached SPICE model describes the typical electrical characteristics of the n- and p-channel vertical DMOS. The sub-circuit model is extracted and optimized over the -55 °C to +125 °C temperature ranges under the pulsed 0 V to 10 V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched C_{gd} model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

CHARACTERISTICS

- N- and P-Channel vertical DMOS
- Macro model (subcircuit model)
- Level 3 MOS
- Apply for both linear and switching application
- Accurate over the -55 °C to +125 °C temperature range
- Model the gate charge

SUBCIRCUIT MODEL SCHEMATIC

Note
- This document is intended as a SPICE modeling guideline and does not constitute a commercial product datasheet. Designers should refer to the appropriate datasheet of the same number for guaranteed specification limits

For technical questions, contact: automostechsupport@vishay.com

SPECIFICATIONS (T_J = 25 °C, unless otherwise noted)

PARAMETER	SYMBOL	TEST CONDITIONS		SIMULATED DATA	MEASURED DATA	UNIT
Static						
Gate-Source Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$, I_D = 250 µA	N-Ch	2	-	V
		$V_{DS} = V_{GS}$, I_D = -250 µA	P-Ch	2.2	-	
Drain-Source On-State Resistance [a]	$R_{DS(on)}$	V_{GS} = 10 V, I_D = 1 A	N-Ch	0.206	0.210	Ω
		V_{GS} = -10 V, I_D = -0.5 A	P-Ch	0.734	0.788	
		V_{GS} = 4.5 V, I_D = 0.1 A	N-Ch	0.298	0.290	
		V_{GS} = -4.5 V, I_D = -0.1 A	P-Ch	1.51	1.40	
Forward Transconductance [a]	g_{fs}	V_{DS} = 15 V, I_D = 0.7 A	N-Ch	1.6	1.2	S
		V_{DS} = -15 V, I_D = -0.5 A	P-Ch	0.6	0.6	
Diode Forward Voltage [a]	V_{SD}	I_S = 0.5 A, V_{GS} = 0 V	N-Ch	0.82	0.80	V
		I_S = -0.4 A, V_{GS} = 0 V	P-Ch	0.84	-0.80	
Dynamic [b]						
Input Capacitance	C_{iss}	N-Channel V_{DS} = 15 V, V_{GS} = 0 V, f = 1 MHz P-Channel V_{DS} = -15 V, V_{GS} = 0 V, f = 1 MHz	N-Ch	44	38	pF
			P-Ch	46	40	
Output Capacitance	C_{oss}		N-Ch	14	14	
			P-Ch	15	14	
Reverse Transfer Capacitance	C_{rss}		N-Ch	6	6	
			P-Ch	5.3	5	
Total Gate Charge	Q_g	N-Channel V_{DS} = 15 V, V_{GS} = 10 V, I_D = 0.7 A P-Channel V_{DS} = -15 V, V_{GS} = -10 V, I_D = -0.5 A	N-Ch	0.8	1	nC
			P-Ch	0.7	1.2	
Gate-Source Charge	Q_{gs}		N-Ch	0.15	0.2	
			P-Ch	0.2	0.3	
Gate-Drain Charge	Q_{gd}		N-Ch	0.25	0.4	
			P-Ch	0.15	0.4	

Notes

a. Pulse test; pulse width ≤ 300 µs, duty cycle ≤ 2 %
b. Guaranteed by design, not subject to production testing

For technical questions, contact: automostechsupport@vishay.com

COMPARISON OF MODEL WITH MEASURED DATA T_J = 25 °C, unless otherwise noted

N-Channel MOSFET

V_{GS} = 10 V, 7 V, 6 V, 5 V, 4 V

I_D - Drain Current (A)

V_{DS} - Drain-to-Source Voltage (V)

I_D - Drain Current (A)

T_J = 25 °C

T_J = 125 °C

T_J = -55 °C

V_{GS} - Gate-to-Source Voltage (V)

$R_{DS(on)}$ - On-Resistance (Ω)

V_{GS} = 4.5 V

V_{GS} = 10 V

I_D - Drain Current (A)

C - Capacitance (pF)

C_{iss}

C_{oss}

C_{rss}

V_{DS} - Drain-to-Source Voltage (V)

V_{GS} - Gate-to-Source Voltage (V)

I_D = 0.7 A

V_{DS} = 15 V

Q_g - Total Gate Charge (nC)

I_S - Source Current (A)

T_J = 150 °C

T_J = 25 °C

V_{SD} - Source-to-Drain Voltage (V)

Note
- Dots and squares represent measured data.

COMPARISON OF MODEL WITH MEASURED DATA $T_J = 25$ °C, unless otherwise noted

P-Channel MOSFET

Note
- Dots and squares represent measured data.

Copyright: Vishay Intertechnology, Inc.