Si5418DU

www.vishay.com

Vishay Siliconix

## N-Channel 30 V (D-S) MOSFET

## PowerPAK<sup>®</sup> ChipFET<sup>®</sup> Single





Marking code: Al


PRODUCT SUMMARY					
V <sub>DS</sub> (V)	30				
$R_{DS(on)}$ max. ( $\Omega$ ) at $V_{GS}$ = 10 V	0.0145				
$R_{DS(on)}$ max. ( $\Omega$ ) at $V_{GS}$ = 4.5 V	0.0185				
Q <sub>g</sub> typ. (nC)	9.5				
I <sub>D</sub> (A) <sup>a</sup>	12				
Configuration	Single				

#### **FEATURES**

- TrenchFET<sup>®</sup> power MOSFET
- Thermally enhanced PowerPAK® ChipFET package
  - Small footprint area
  - Low on-resistance
  - Thin 0.8 mm profile
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

#### **APPLICATIONS**

- · Load switch, PA switch, and battery switch for portable applications
- DC/DC synchronous rectification



N-Channel MOSFET

ORDERING INFORMATION				
Package PowerPAK ChipFET				
Lead (Pb)-free and halogen-free	Si5418DU-T1-GE3			

<b>ABSOLUTE MAXIMUM RATINGS</b> ( $T_A = 25 \text{ °C}$ , unless otherwise noted)					
PARAMETER		SYMBOL	LIMIT	UNIT	
Drain-source voltage		V <sub>DS</sub>	30	V	
Gate-source voltage		V <sub>GS</sub>	± 20		
	T <sub>C</sub> = 25 °C		12 ª		
Continuous drain surront (T - 150 °C)	T <sub>C</sub> = 70 °C	1 .	12 <sup>a</sup>		
Continuous drain current ( $T_J = 150 \ ^\circ C$ )	T <sub>A</sub> = 25 °C	I <sub>D</sub>	11.6 <sup>b, c</sup>		
	T <sub>A</sub> = 70 °C	1	9.3 <sup>b, c</sup>	A	
Pulsed drain current		I <sub>DM</sub>	40		
Constinuence of the divide of the second	T <sub>C</sub> = 25 °C		12 <sup>a</sup>		
Continuous source-drain diode current	T <sub>A</sub> = 25 °C	- I <sub>S</sub>	2.6 <sup>b, c</sup>		
	T <sub>C</sub> = 25 °C		31		
	T <sub>C</sub> = 70 °C		20		
Maximum power dissipation	T <sub>A</sub> = 25 °C	P <sub>D</sub>	3.1 <sup>b, c</sup>	W	
	T <sub>A</sub> = 70 °C	1	2 <sup>b, c</sup>		
Operating junction and storage temperature range		T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C	
Soldering recommendations (peak temperature) d, e			260	°C	

### THERMAL RESISTANCE RATINGS

	a o				
PARAMETER	SYMBOL	TYPICAL	MAXIMUM	UNIT	
Maximum junction-to-ambient b, f	t ≤ 5 s	R <sub>thJA</sub>	34	40	°C/W
Maximum junction-to-case (drain)	Steady state	R <sub>thJC</sub>	3	4	0/10

Notes

a. Package limited b. Surface mounted on 1" x 1" FR4 board

c. t = 5 s

See solder profile (www.vishay.com/doc?73257). The PowerPAK ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed d. and is not required to ensure adequate bottom side solder interconnection

Rework conditions: manual soldering with a soldering iron is not recommended for leadless components e.

f. Maximum under steady state conditions is 90 °C/W

S-81448-Rev. B, 23-Jun-08

1

Document Number: 69822

RoHS

COMPLIANT

HALOGEN

FREE

For technical questions, contact: pmostechsupport@vishay.com

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT

www.vishay.com

Vishay Siliconix

Si5418DU

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT		
Static								
Drain-source breakdown voltage	V <sub>DS</sub>	$V_{GS} = 0 V, I_D = 250 \mu A$	30	-	-	V		
V <sub>DS</sub> temperature coefficient	$\Delta V_{DS}/T_{J}$	$\Delta V_{DS}/T_J$		40	-	m\//°C		
V <sub>GS(th)</sub> temperature coefficient	$\Delta V_{GS(th)}/T_J$	I <sub>D</sub> = 250 μA	-	-7	-	mV/°C		
Gate-source threshold voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}$ , $I_D = 250 \ \mu A$	1.2	-	3	V		
Gate-source leakage	I <sub>GSS</sub>	$V_{DS}=0~V,~V_{GS}=\pm~20~V$	-	-	± 100	nA		
Zero gete veltege drein ourrent	1	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$	-	-	1	μA		
Zero gate voltage drain current	IDSS	$V_{DS}$ = 30 V, $V_{GS}$ = 0 V, $T_{J}$ = 55 $^{\circ}C$	-	-	10			
On-state drain current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \geq 5 \text{ V},  V_{GS} = 10 \text{ V}$	20	-	-	Α		
Drain course on state registence à	В	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 7.7 \text{ A}$	-	0.0120	0.0145			
Drain-source on-state resistance <sup>a</sup>	R <sub>DS(on)</sub>	$V_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 6.9 \text{ A}$	-	0.0150	0.0185	Ω		
Forward transconductance <sup>a</sup>	9 <sub>fs</sub>	$V_{DS} = 15 \text{ V}, \text{ I}_{D} = 7.7 \text{ A}$	-	31	-	S		
Dynamic <sup>b</sup>								
Input capacitance	C <sub>iss</sub>		-	1350	-			
Output capacitance	C <sub>oss</sub>	$V_{DS}$ = 15 V, $V_{GS}$ = 0 V, f = 1 MHz	-	190	-	pF		
Reverse transfer capacitance	C <sub>rss</sub>		-	80	-			
Total gate charge	Qg	$V_{DS} = 15 \text{ V}, \text{ V}_{GS} = 10 \text{ V}, \text{ I}_{D} = 11.6 \text{ A}$	-	20	30	nC		
			-	9.5	15			
Gate-source charge	Q <sub>gs</sub>	$V_{DS}$ = 15 V, $V_{GS}$ = 4.5 V, $I_{D}$ = 11.6 A	-	4.5	-			
Gate-drain charge	Q <sub>gd</sub>		-	2.7	-			
Gate resistance	R <sub>g</sub>	f = 1 MHz	-	3.5	-	Ω		
Turn-on delay time	t <sub>d(on)</sub>		-	20	30	_		
Rise time	t <sub>r</sub>	$V_{DD} = 15 \text{ V}, \text{ R}_{L} = 1.6 \Omega, \text{ I}_{D} \cong 9.3 \text{ A},$	-	10	15			
Turn-off delay time	t <sub>d(off)</sub>	$V_{GEN}$ = 4.5 V, $R_g$ = 1 $\Omega$	-	20	30			
Fall time	t <sub>f</sub>		-	10	15			
Turn-on delay time	t <sub>d(on)</sub>		-	10	15	ns		
Rise time	t <sub>r</sub>	$V_{DD}$ = 15 V, $R_L$ = 1.6 $\Omega$ , $I_D \cong$ 9.3 A,	-	10	15			
Turn-off delay time	t <sub>d(off)</sub>	$V_{\text{GEN}} = 10 \text{ V}, \text{ R}_{\text{g}} = 1 \Omega$	-	20	30			
Fall time	t <sub>f</sub>		-	10	15			
Drain-Source Body Diode Characterist	ics							
Continuous source-drain diode current	IS	T <sub>C</sub> = 25 °C	-	-	12			
Pulse diode forward current	I <sub>SM</sub>		-	-	40	A		
Body diode voltage	V <sub>SD</sub>	$I_{\rm S} = 9.3$ A, $V_{\rm GS} = 0$ V	-	0.8	1.2	V		
Body diode reverse recovery time	t <sub>rr</sub>		-	25	40	ns		
Body diode reverse recovery charge	Q <sub>rr</sub>	I <sub>F</sub> = 9.3 A, di/dt = 100 A/μs,	-	19	30	nC		
Reverse recovery fall time	ta	$T_{\rm J} = 25 \ ^{\circ}{\rm C}$	-	14	-			
Reverse recovery rise time t <sub>b</sub>			-	11	-	ns		

Notes

a. Pulse test; pulse width  $\leq$  300 µs, duty cycle  $\leq$  2 %


b. Guaranteed by design, not subject to production testing

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


2




## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




**Output Characteristics** 




**On-Resistance vs. Drain Current and Gate Voltage** 






Transfer Characteristics









**On-Resistance vs. Junction Temperature** 

S-81448-Rev. B, 23-Jun-08


3

Document Number: 69822


For technical questions, contact: <u>pmostechsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>




## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage








**On-Resistance vs. Gate-to-Source Voltage** 



Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient

4



## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




#### Note


a. The power dissipation P<sub>D</sub> is based on T<sub>J</sub> max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit



## TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <u>www.vishay.com/ppg?69822</u>.


S-81448-Rev. B, 23-Jun-08	6	Document Number: 69822
	For technical questions, contact: pmostechsupport@vishay.com	<u>m</u>
	TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBE	
ARE SUBJE	CT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishav.co</u>	<u>om/doc?91000</u>

VISHAY, www.vishay.com

Vishay Siliconix

# PowerPAK<sup>®</sup> ChipFET<sup>®</sup> Case Outline









Side view of dual


Side view of single



Detail Z



## Backside view of single pad



DIM.		MILLIMETERS			INCHES		
DIN.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
А	0.70	0.75	0.85	0.028	0.030	0.033	
A1	0	-	0.05	0	-	0.002	
b	0.25	0.30	0.35	0.010	0.012	0.014	
С	0.15	0.20	0.25	0.006	0.008	0.010	
D	2.92	3.00	3.08	0.115	0.118	0.121	
D1	1.75	1.87	2.00	0.069	0.074	0.079	
D2	1.07	1.20	1.32	0.042	0.047	0.052	
D3	0.20	0.25	0.30	0.008	0.010	0.012	
E	1.82	1.90	1.98	0.072	0.075	0.078	
E1	1.38	1.50	1.63	0.054	0.059	0.064	
E2	0.92	1.05	1.17	0.036	0.041	0.046	
E3	0.45	0.50	0.55	0.018	0.020	0.022	
е		0.65 BSC			0.026 BSC		
Н	0.15	0.20	0.25	0.006	0.008	0.010	
К	0.25	-	-	0.010	-	-	
K1	0.30	-	-	0.012	-	-	
K2	0.20	-	-	0.008	-	-	
K3	0.20	-	-	0.008	-	-	
L	0.30	0.35	0.40	0.012	0.014	0.016	
C14-0630-Rev. E DWG: 5940	, 21-Jul-14						

#### Note

• Millimeters will govern

Revision: 21-Jul-14


1 For technical questions, contact: <u>pmostechsupport@vishay.com</u>

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000



# Application Note 826 Vishay Siliconix

## RECOMMENDED MINIMUM PADS FOR PowerPAK<sup>®</sup> ChipFET<sup>®</sup> Single



Recommended Minimum Pads Dimensions in mm/(Inches)

Return to Index

APPLICATION NOTE



Vishay

## Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

© 2025 VISHAY INTERTECHNOLOGY, INC. ALL RIGHTS RESERVED

Revision: 01-Jan-2025

1