

Single 8-Ch/Differential 4-Ch Latchable Analog Multiplexers

DESCRIPTION

The DG428, DG429 analog multiplexers have on-chip address and control latches to simplify design in microprocessor based applications. Break-before-make switching action protects against momentary crosstalk of adjacent input signals.

The DG428 selects one of eight single-ended inputs to a common output, while the DG429 selects one of four differential inputs to a common differential output.

An on channel conducts current equally well in both directions. In the off state each channel blocks voltages up to the power supply rails. An enable (EN) function allows the user to reset the multiplexer/demultiplexer to all switches off for stacking several devices. All control inputs, address (A_x) and enable (EN) are TTL compatible over the full specified operating temperature range.

The silicon-gate CMOS process enables operation over a wide range of supply voltages. The absolute maximum voltage rating is extended to 44 V. Additionally, single supply operation is also allowed and an epitaxial layer prevents latchup.

On-board TTL-compatible address latches simplify the digital interface design and reduce board space in bus-controlled systems such as data acquisition systems, process controls, avionics, and ATE.

FEATURES

- Halogen-free according to IEC 61249-2-21 **Definition**
- Low $R_{DS(on)}$: 55 Ω
- Low Charge Injection: 1 pC
- On-Board TTL Compatible Address Latches
- High Speed t_{TRANS}: 160 ns
- Break-Before-Make
- Low Power Consumption: 0.3 mW
- Compliant to RoHS Directive 2002/95/EC


BENEFITS


- · Improved System Accuracy
- Microprocessor Bus Compatible
- Easily Interfaced
- Reduced Crosstalk
- High Throughput
- Improved Reliability

APPLICATIONS

- · Data Acquisition Systems
- **Automatic Test Equipment**
- Avionics and Military Systems
- Communication Systems
- Microprocessor-Controlled Analog Systems
- Medical Instrumentation

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION







HALOGEN FREE



FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION





TRU	TRUTH TABLE - DG428							
	8-Channel Single-Ended Multiplexer							
A ₂	A ₁	A ₀	EN	WR	RS	On Switch		
Latch	Latching							
Х	Х	Х	Х	<u>_</u>	1	Maintains previous switch condition		
Reset								
Х	Х	Х	Х	Х	0	None (latches cleared)		
Trans	parent	Operati	ion					
Х	Χ	Χ	0	0	1	None		
0	0	0	1	0	1	1		
0	0	1	1	0	1	2		
0	1	0	1	0	1	3		
0	1	1	1	0	1	4		
1	0	0	1	0	1	5		
1	0	1	1	0	1	6		
1	1	0	1	0	1	7		
1	1	1	1	0	1	8		

TRU	TRUTH TABLE - DG429								
Differential 4-Channel Multiplexer									
A ₁	A ₀	EN	N WR RS On Switch						
Latchi	Latching								
Х	X X X Maintains previous switch condition								
Reset									
Х	Х	Х	Х	0	None (latches cleared)				
Transp	arent Op	eration							
Х	Х	0	0	1	None				
0	0	1	0	1	1				
0	1	1	0	1	2				
1	0	1	0	1	3				
1	1	1	0	1	4				

 $\label{eq:logic of the sum of the logic of$ X = Don't Care

ORDERING INFORMATION - DG428							
Temp Range Package Part Number							
	18-pin Plastic DIP	DG428DJ					
- 40 °C to 85 °C	16-pili Flastic DIF	DG428DJ-E3					
- 40 C to 65 C	20-pin PLCC	DG428DN					
	20-pill PLCC	DG428DN-E3					

ORDERING INFORMATION - DG429							
Temp Range	Package	Part Number					
	18-pin Plastic DIP	DG429DJ					
	10-piii Flasiic DiF	DG429DJ-E3					
- 40 °C to 85 °C	20-pin PLCC	DG429DN					
- 40 C to 65 C	20-piii FLOO	DG429DN-E3					
	18-pin Widebody SOIC	DG429DW					
	16-pili Widebody 3010	DG429DW-E3					



	Parameter	Symbol	Symbol Limit		
	V+	,	44	Unit	
Voltages Referenced to V-	GND		25	V	
Digital Inputs ^a , V _S , V _D			(V-) - 2 V to (V+) + 2 V or 30 mA, whichever occurs first	V	
Current (Any Terminal)			30	- mA	
Peak Current, S or D (Pulsed at 1 ms, 10 % Duty Cycle Max)			100		
Ctorogo Tomporoturo	(AK Suffix)		- 65 to 150	°C	
Storage Temperature	(DJ, DN Suffix)		- 65 to 125	7 "	
	18-pin Plastic DIP ^c		470		
Power Dissipation (Package) ^b	18-pin CerDIP ^d		900	mW	
	20-pin PLCC ^f		800	IIIVV	
	28-Pin Widebody SOIC ^f		450		

Notes:

- a. Signals on S_X , D_X or IN_X exceeding V+ or V- will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
- b. All leads soldered or welded to PC board.
- c. Derate 6.3 mW/°C above 75 °C.
- d. Derate 12 mW/°C above 75 °C.
- e. Derate 10 mW/°C above 75 °C.
- f. Derate 6 mW/°C above 75 °C.



SPECIFICATIONS ^a										
		Test Condition				_	uffix	_	uffix	
		Unless Otherwise S V+ = 15 V, V- = - 15 V,				- 55 °C t	o 125 °C	- 40 °C	to 85 °C	
Parameter	Symbol	$\overline{RS} = 2.4 \text{ V}, V_{IN} = 2.4$		Temp.b	Typ. ^c	Min. ^d	Max. ^d	Min. ^d	Max. ^d	Uni
Analog Switch	,				- 71		1		1	
Analog Signal Range ^e	V _{ANALOG}			Full		- 15	15	- 15	15	V
Drain-Source		$V_D = \pm 10 \text{ V}, V_{AI} =$	0.8 V	Room	55		100		100	
On-Resistance	R _{DS(on)}	I _S = - 1 mA, V _{AH} =	2.4 V	Full			125		125	Ω
Greatest Change in R _{DS(on)}	$\Delta R_{DS(on)}$	- 10 V < V _S < 10 V		Room	5					%
Between Channels ^g	= = (=::,	$I_S = -1 \text{ mA}$ $V_S = \pm 10 \text{ V},$		_	. 0.00					
Source Off Leakage Current	I _{S(off)}	$V_S = \pm 10 \text{ V},$ $V_{EN} = 0 \text{ V}, V_D = \pm$	10 V	Room Full	± 0.03	- 0.5 - 50	0.5 50	- 0.5 - 50	0.5 50	
Drain Off Leakage Current		V _{FN} = 0 V	DG428	Room	± 0.07	- 1	1	- 1	1	
	I _{D(off)}	$V_{D} = \pm 10 \text{ V}$		Full	± 0.05	- 100 - 1	100	- 100 - 1	100	
		$V_{S} = \pm 10 \text{ V}$	DG429	Room Full	± 0.05	- 1 - 50	50	- 1 - 50	50	nΑ
		$V_S = V_D = \pm 10 \text{ V}$	DG428	Room	± 0.07	- 1	1	- 1	1	
Drain On Leakage Current	I _{D(on)}	$V_{EN} = 2.4 \text{ V}$	DG426	Full		- 100	100	- 100	100	
Diam on Leakage ourient	·D(on)	V _{AL} = 0.8 V	DG429	Room	± 0.05	- 1	1	- 1	1	
D: :: 10		V _{AH} = 2.4 V		Full		- 50	50	- 50	50	
Digital Control	I	V _A = 2.4 V			0.01		l 4		l 4	
Logic Input Current Input Voltage High	I _{AH}	$V_A = 2.4 \text{ V}$ $V_A = 15 \text{ V}$		Full Full	0.01		1		1	-
		$V_A = 15 \text{ V}$ $V_{EN} = 0 \text{ V}, 2.4 \text{ V}, V_A$	- 0 \/	Full 0.01			1		1	μA
Logic Input Current Input Voltage Low	I _{AL}	$\frac{V_{EN} = 0 \text{ V, } 2.4 \text{ V, } V_{A}}{RS} = 0 \text{ V, } \overline{WR} =$		Full	- 0.01	- 1		- 1		
Logic Input Capacitance	C _{in}	f = 1 MHz		Room	8					рF
Dynamic Characteristics										
Transition Time	t _{TRANS}	See Figure 5		Room Full	150		250 300		250 300	
Break-Before-Make Interval	t _{OPEN}	See Figure 4		Full	30	10		10		
Enable and Write Turn-On Time	t _{ON(EN,WR)}	See Figure 6 an	d 7	Room Full	90		150 225		150 225	ns
Enable and Reset Turn-Off Time	t _{OFF(EN,RS)}	See Figure 6 an	d 8	Room Full	55		150 300		150 300	
		V _{GEN} = 0 V, R _{GEN}	= 0 Ω				300		300	
Charge Injection	Q	$C_L = 1 \text{ nF, See Fig}$	ure 9	Room	1					рC
Off Isolation	OIRR	$V_{EN} = 0 \text{ V, R}_{L} = 30 \text{ C}_{L} = 15 \text{ pF, V}_{S} = 7 \text{ C}_{L} = 15 \text{ pF, V}_{S} = 7 \text{ C}_{L} = 10 \text{ C}_{L} = 10$		Room	- 75					dE
Carries Off Carrasitanas	_	f = 100 kHz $V_S = 0 \text{ V}, V_{EN} = 0 \text{ V}, f$	_ 1 1 1 1 1	Deam	11					
Source Off Capacitance	C _{S(off)}	$v_S = 0$ v , $v_{EN} = 0$ v , v	DG428	Room	40					-
Drain Off Capacitance	C _{D(off)}	$V_D = 0 V$	DG428	Room Room	20					рF
		$V_{EN} = 0 V$	DG428	Room	54					Pi
Drain On Capacitance	C _{D(on)}	f = 1 MHz	DG429	Room	34					
Minimum Input Timing Requiren	nents				ļ.				ļ.	
Write Pulse Width	t _W			Full		100		100		
A _X , EN Data Set Up time	t _S	See Figure 2		Full		100		100		1
A _X , EN Data Hold Time	t _H			Full		10		10		ns
Reset Pulse Width	t _{RS}	V _S = 5 V, See Figu	ure 3	Full		100		100		1
Power Supplies				L	l		L			
Positive Supply Current	l+	$V_{EN} = V_A = 0, \overline{RS}$	- 5 V	Room	20		100		100	
Negative Supply Current	I-	v _{EN} = v _A = 0, H5	_ 5 V	Room	- 0.001	- 5		- 5		μΔ



SPECIFICATIONS ^a (for	single sup	ply)								
		Test Condition Unless Otherwise S V+ = 12 V, V- = 0 V, V	pecified				uffix o 125 °C		uffix to 85 °C	
Parameter	Symbol	$\overline{RS} = 2.4 \text{ V}, V_{IN} = 2.4$		Temp.b	Typ.c	Min. ^d	Max. ^d	Min.d	Max. ^d	Unit
Analog Switch					71					
Analog Signal Range ^e	V _{ANALOG}			Full		0	12	0	12	V
Drain-Source On-Resistance	R _{DS(on)}	$V_D = \pm 10 \text{ V}, V_{AL} = I_S = -500 \mu\text{A}, V_{AH} = -500 \mu\text{A}$	= 2.4 V	Room	80		150		150	Ω
R _{DS(on)} Match ^g	$\Delta R_{DS(on)}$	0 V < V _S < 10 I _S = - 1 mA		Room	5					%
Source Off Leakage Current	I _{S(off)}	$V_S = 0 \text{ V}, 10 \text{ V}$ $V_{EN} = 0 \text{ V}, V_D = 10$		Room Full	± 0.03	- 0.5 - 50	0.5 50	- 0.5 - 50	0.5 50	
Drain Off Leakage Current	I _{D(off)}	V _D = 0 V, 10 V V _S = 10 V, 0 V	DG428	Room Full	± 0.07	- 1 - 100	1 100	- 1 - 100	1 100	
J	<i>B</i> (011)	$V_{EN} = 0 V$	DG429	Room Full	± 0.05	- 1 - 50	1 50	- 1 - 50	1 50	nA
Drain On Leakage Current	1	$V_S = V_D = 0 \text{ V}, 10 \text{ V}$ $V_{EN} = 2.4 \text{ V}$	DG428	Room Full	± 0.07	- 1 - 100	1 100	- 1 - 100	1 100	
Drain On Leakage Current	I _{D(on)}	$V_{AL} = 0.8 \text{ V}$ $V_{AH} = 2.4 \text{ V}$	DG429	Room Full	± 0.05	- 1 - 50	1 50	- 1 - 50	1 50	
Digital Control										
Logic Input Current Input Voltage High	I _{AH}	$V_A = 2.4 \text{ V}$ $V_A = 12 \text{ V}$		Full Full			1		1	
Logic Input Current Input Voltage Low	I _{AL}	$V_A = 12 \text{ V}$ $V_{EN} = 0 \text{ V}, 2.4 \text{ V}, V_A$ $RS = 0 \text{ V}, \overline{WR} = 0 \text{ V}$	(= 0 V	Full		- 1	'	- 1	1	μΑ
Dynamic Characteristics			• •	L						
Transition Time	t _{TRANS}	S ₁ = 10 V/ 2 V, S ₈ = 2 See Figure 5	! V/ 10 V	Room Full	160		280 350		280 350	
Break-Before-Make Interval	t _{OPEN}	See Figure 4		Room Full	40	25 10		25 10		
Enable and WriteTurn-On Time	t _{ON(EN,WR)}	$S_1 = 5 \text{ V}$ See Figure 6 an	d 7	Room Full	110		300 400		300 400	ns
Enable and Reset Turn-Off Time	t _{OFF(EN,RS)}	S ₁ = 5 V See Figure 6 an		Room Full	70		300 400		300 400	
Charge Injection	Q	$V_{GEN} = 6 \text{ V}, R_{GEN} = 0$ $C_L = 1 \text{ nF, See Fig}$	ure 9	Room	4					рС
Off Isolation	OIRR	$V_{EN} = 0 \text{ V, } R_L = 300 \Omega$ $C_L = 15 \text{ pF, } V_S = 7 \text{ V}_{RMS}$ f = 100 kHz		Room	- 75					dB
Minimum Input Timing Requiren	nents									
Write Pulse Width	t _W			Full		100		100		
A _X , EN Data Set Up time	t _S	See Figure 2		Full		100		100		ns
A _X , EN Data Hold Time	t _H			Full		10		10		110
Reset Pulse Width	t _{RS}	V _S = 5 V, See Fig	ure 3	Full		100		100		
Power Supplies										
Positive Supply Current	l+	$V_{EN} = 0 \text{ V}, V_A = 0, \overline{R}$	S = 5 V	Room	20		100		100	μΑ
		-			_					


Notes:

- a. Refer to PROCESS OPTION FLOWCHART.
- b. Room = $25 \,^{\circ}$ C, full = as determined by the operating temperature suffix.
- c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- d. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- e. Guaranteed by design, not subject to production test.
- f. V_{IN} = input voltage to perform proper function.


g.
$$\Delta R_{DS(on)} = \left(\frac{R_{DS(on)} MAX - R_{DS(on)} MIN}{R_{DS(on)} AVE}\right) \times 100 \%$$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


TYPICAL CHARACTERISTICS ($T_A = 25$ °C, unless otherwise noted)




 $R_{DS(on)}$ vs. V_D and Supply Voltage




Single Supply $R_{DS(on)}\, vs. \,\, V_D$ and Supply




I_D , I_S Leakages vs. Temperature



 $R_{DS(on)}$ vs. V_D and Temperature




 ${\sf I}_{\sf D}$, ${\sf I}_{\sf S}$ Leakage Currents vs. Analog Voltage




Switching Times vs. Power Supply Voltage




TYPICAL CHARACTERISTICS ($T_A = 25$ °C, unless otherwise noted)




Switching Times vs. Single Supply




Off-Isolation vs. Frequency




Switching Times vs. Temperature



Charge Injection vs. Analog Voltage



Supply Currents vs. Switching Frequency



Input Switching Threshold vs. Positive Supply Voltage

SCHEMATIC DIAGRAM (Typical Channel)




Figure 1.

TIMING DIAGRAMS




Figure 2.




Figure 3.

TEST CIRCUITS




Figure 4. Break-Before-Make



TEST CIRCUITS




Figure 5. Transition Time




Figure 6. Enable t_{ON}/t_{OFF} Time

TEST CIRCUITS




Figure 7. Write Turn-On Time t_{ON(WR)}






Figure 8. Reset Turn-Off Time t_{OFF(RS)}







 ΔV_O is the measured voltage error due to charge injection. The charge in coulombs is Q = $C_L x \Delta V_O$



DETAILED DESCRIPTION

The internal structure of the DG428, DG429 includes a 5 V logic interface with input protection circuitry followed by a latch, level shifter, decoder and finally the switch constructed with parallel n- and p-channel MOSFETs (see Figure 1).

The input protection on the logic lines A₀, A₁, A₂, EN and control lines WR, RS shown in Figure 1 minimizes susceptibility to ESD that may be encountered during handling and operational transients.

The logic interface is a CMOS logic input with its supply voltage from an internal + 5 V reference voltage. The output of the input inverter feeds the data input of a D type latch. The level sensitive D latch continuously places the D_X input signal on the Q_X output when the \overline{WR} input is low, resulting in transparent latch operation. As soon as WR returns high the latch holds the data last present on the D_n input, subject to the "Minimum Input Timing Requirements" table.

Following the latches the Q_n signals are level shifted and decoded to provide proper drive levels for the CMOS switches. This level shifting ensures full on/off switch operation for any analog signal level between the V+ and V- supply rails.

The EN pin is used to enable the address latches during the WR pulse. It can be hard wired to the logic supply or to V+ if one of the channels will always be used (except during a reset) or it can be tied to address decoding circuitry for memory mapped operation. The RS pin is used as a master reset. All latches are cleared regardless of the state of any other latch or control line. The WR pin is used to transfer the state of the address control lines to their latches, except during a reset or when EN is low (see Truth Tables).

APPLICATIONS HINTS

Bus Interfacing

The DG428, DG429 minimize the amount of interface hardware between a microprocessor system bus and the analog system being controlled or measured. The internal TTL compatible latches give these multiplexers write-only memory, that is, they can be programmed to stay in a particular switch state (e.g., switch 1 on) until the microprocessor determines it is necessary to turn different switches on or turn all switches off (see Figure 10).

The input latches become transparent when WR is held low: therefore, these multiplexers operate by direct command of the coded switch state on $A_2,\,A_1,\,A_0.$ In this mode the DG428 is identical to the popular DG408. The same is true of the DG429 versus the popular DG409.

During system power-up, RS would be low, maintaining all eight switches in the off state. After RS returned high the DG428 maintains all switches in the off state.

When the system program performs a write operation to the address assigned to the DG428, the address decoder provides a $\overline{\text{CS}}$ active low signal which is gated with the WRITE (WR) control signal. At this time the data on the DATA BUS (that will determine which switch to close) is stabilizing. When the WR signal returns to the high state, (positive edge) the input latches of the DG428 save the data from the DATA BUS. The coded information in the A_0 , A_1 , A_2 and EN latches is decoded and the appropriate switch is turned on.

The EN latch allows all switches to be turned off under program control. This becomes useful when two or more DG428s are cascaded to build 16-line and larger multiplexers.






Figure 10. Bus Interface

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishav.com/ppg?70063.



PLCC: 20-LEAD






	MILLIN	IETERS	INC	CHES		
Dim	Min	Max	Min	Max		
Α	4.20	4.57	0.165	0.180		
A ₁	2.29	3.04	0.090	0.120		
A ₂	0.51	-	0.020	-		
В	0.331	0.553	0.013	0.021		
B ₁	0.661	0.812	0.026	0.032		
D	9.78	10.03	0.385	0.395		
D ₁	8.890	9.042	0.350	0.356		
D ₂	7.37	8.38	0.290	0.330		
e ₁	1.27 BSC 0.050 BSC					
ECN: S-03946—Rev. C, 09-Jul-01 DWG: 5306						


www.vishay.com Document Number: 71263




SOIC (WIDE-BODY): 18-LEAD



	MILLIN	IETERS	S INCHE			
Dim	Min	Min Max		Max		
Α	2.15	2.15 2.90		0.114		
A ₁	0.10	0.30	0.004	0.012		
В	0.35	0.45	0.014	0.018		
С	0.23	0.28	0.009	0.011		
D	11.25	12.45	0.443	0.490		
Е	7.25	8.00	0.285	0.315		
е	1.27	BSC	0.050	BSC		
Н	9.80	10.60	0.386	0.417		
L	0.60	1.00	0.024	0.039		
Θ	0°	8°	0°	8°		
ECN: S-03946—Rev. C, 09-Jul-01						







Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.