Si9167 Demonstration Board

FEATURES

- Voltage Mode Control
- Fully Integrated MOSFET Switches
- 600-mA Load Capability
- 5- to 10-V Input Voltage Range for V_DD and V_IN
- Programmable PWM/PSM Control
- Up to 2-MHz Switching Frequency in PWM
- Synchronous Rectification in PWM as well as in PSM
- 200-μA I_DD in PSM
- Output Power Good Signal
- Integrated UVLO and POR
- Integrated Soft-Start
- Synchronization
- Shutdown Current <1 μA
- Wide Bandwidth Feedback Amplifier
- 2-Cell Li+ and 6-Cell NiCd or NiMH Operation

DESCRIPTION

The Si9167DB, a Buck Regulator Demonstration Board, includes all the components needed to fully demonstrate the capability of the Si9167 in a buck conversion application. It provides 3.6-V output with up to 600-mA load. The output voltage and output PWR_Good threshold can be easily adjusted by changing the resistor values. The input source can be a 2-cell Li+, 6-cell NiCd/NiMH battery pack or a dc supply. The set frequency in PWM is 850 kHz and can be increased up to 2 MHz. The efficiency is 94% at 5-V input and at 400-mA load current (Figure 9).

The demonstration board uses all surface mount components and is fully assembled and tested for quick evaluation. Jumpers and Test points are provided for the easy selection of operating mode and to observe waveforms.

Included in this document are the Bill of Materials, Demo Board Schematic, and PCB layout and actual waveforms.

The demonstration board layout is available in Gerber file format. Please contact your Vishay Siliconix sales representative or distributor for a copy.

ORDERING INFORMATION: PART NUMBER Si9167DB
POWER-UP CHECK LIST AND OPERATION

Follow these steps to verify the board operation.

7. Visually inspect the PCB to be sure that all the components are intact and no foreign substance is lying on it.
8. Reduce the source voltage to zero and connect it through the dc ammeter at P1 and P2 with positive at P1 and ground at P2.
9. Position the jumper JP1 to ENABLE and JP2 to PWM.
10. Connect the load through the dc ammeter at P7 and P8, with positive at P7 and ground at P8. Keep the load at 200 mA.
11. Connect the voltmeters exactly at P1 and P2 for input voltage and P7 and P8 for output voltage measurement. Connect the oscilloscope ground to the input ground and the probe at coil (pin 20) to observe the switching waveform.
12. Slowly increase the input voltage while monitoring the output voltage and coil waveform. Set the input voltage to 7.2 V and increase the load slowly up to 600 mA.
13. To test the demo board in PSM, adjust the load to 50 mA. Then change the jumper JP2 setting to PSM. Notice the reduction of the input current.

PCB LAYOUT AND ACTUAL WAVEFORMS

Typical Waveforms and Performance

The Demo Board output voltage is adjustable from 1.3 V to 10 V and is set at 3.6 V. The converter is optimized to deliver up to 600 mA in PWM and 150 mA in PSM mode.

Coil Waveforms

The typical coil waveforms, in PWM and PSM mode of operation is shown in Figure 1 and Figure 2. As can be seen, there is very little spike over the high coil voltage, during the cross-over.

FIGURE 1. Coil Waveform—PWM
PWM/PSM Output Ripple and Noise

Special care is required to correctly measure the ripple performance. A well shielded probe and 100-MHz oscilloscope bandwidth are recommended to avoid any pick-up through the oscilloscope and falls reading. Precise connection of the probe across the output test points, P7 and P8, is also recommended (Figure 3). Figures 4 and 5 show the output ripple and noise waveforms in PWM and PSM operation.
Synchronization

The synchronization of the Si9167 with an external source or even in a master-slave configuration is possible without using any extra components. To verify the sync function in master-slave configuration:

1. Connect two Si9167 Demo boards with the twisted pair of wires as shown in Figure 6.
2. Set the slave oscillator frequency 30% lower than the master oscillator frequency.
3. Connect the oscilloscope grounds to P6(GND) and the probes to P5(CLK) of both converters.
4. Power up both demo boards with 7.2-V input and keep 200-mA nominal load at the outputs.
5. Observe the waveforms with and without the twisted wire connection.

The master can be replaced with the signal generator to verify the synchronization by external frequency source. Figures 7 and 8 demonstrate the clock waveforms of master and slave with and without synchronization. Refer the Application note AN727 for the behavior of the synchronized converters, when operated in PSM mode.
FIGURE 6. Synchronization

Si9167DB—Master

Si9167DB—Slave

CLK GND
P5
P6
P1
P2
P7
P8

P4
P6
SYNC
GND

FIGURE 7. No Synchronization

Ch1: CLK_Master (5 V/div)
Ch3: CLK_Slave (5 V/div)
Si9167DB Master: 

VIN = 7.2 V
VOUT = 3.6 V
IOUT = 200 mA

Si9167DB Slave: 

VIN = 7.2 V
VOUT = 2.7 V
IOUT = 200 mA

FIGURE 8. With Synchronization

Ch1: CLK_Master (5 V/div)
Ch3: CLK_Slave (5 V/div)
Si9167DB Master: 

VIN = 7.2 V
VOUT = 3.6 V
IOUT = 200 mA

Si9167DB Slave: 

VIN = 7.2 V
VOUT = 2.7 V
IOUT = 200 mA
FIGURE 9. Efficiency, $V_O = 3.6 \text{ V}$

Load Current (mA) vs. Efficiency (%)

- PSM–$V_{IN} = 5 \text{ V}$
- PWM–$V_{IN} = 5 \text{ V}$
- PSM–$V_{IN} = 7.2 \text{ V}$
- PWM–$V_{IN} = 7.2 \text{ V}$
- PSM–$V_{IN} = 8.4 \text{ V}$
- PWM–$V_{IN} = 8.4 \text{ V}$

FIGURE 10. Silk Screen

FIGURE 11. Top Layer

FIGURE 12. Bottom Layer
FIGURE 13. Typical Application Circuit—Buck
<table>
<thead>
<tr>
<th>Item</th>
<th>Qty</th>
<th>Designator</th>
<th>Part Type</th>
<th>Description</th>
<th>Vendor #</th>
<th>Footprint</th>
<th>Manufacturer</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>2</td>
<td>R1, R10</td>
<td>51 Ω</td>
<td>Resistor, 1/8 W, 5%</td>
<td>CRCW0805510JRT1</td>
<td>0805</td>
<td>Vishay Dale</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>R2</td>
<td>75 kΩ</td>
<td>Resistor, 1/8 W, 1%</td>
<td>CRCW08057502FRT1</td>
<td>0805</td>
<td>Vishay Dale</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>R3</td>
<td>8.2 kΩ</td>
<td>Resistor, 1/8 W, 1%</td>
<td>CRCW08058201FRT1</td>
<td>0805</td>
<td>Vishay Dale</td>
</tr>
<tr>
<td>4</td>
<td>1</td>
<td>R4</td>
<td>200 Ω</td>
<td>Resistor, 1/8 W, 1%</td>
<td>CRCW08052000FRT1</td>
<td>0805</td>
<td>Vishay Dale</td>
</tr>
<tr>
<td>5</td>
<td>1</td>
<td>R5</td>
<td>22 kΩ</td>
<td>Resistor, 1/8 W, 1%</td>
<td>CRCW08052022FRT1</td>
<td>0805</td>
<td>Vishay Dale</td>
</tr>
<tr>
<td>6</td>
<td>1</td>
<td>R6</td>
<td>12.4 kΩ</td>
<td>Resistor, 1/8 W, 1%</td>
<td>CRCW08051242FRT1</td>
<td>0805</td>
<td>Vishay Dale</td>
</tr>
<tr>
<td>7</td>
<td>1</td>
<td>R7</td>
<td>105 kΩ</td>
<td>Resistor, 1/8 W, 1%</td>
<td>CRCW08051053FRT1</td>
<td>0805</td>
<td>Vishay Dale</td>
</tr>
<tr>
<td>8</td>
<td>1</td>
<td>R8</td>
<td>64.9 kΩ</td>
<td>Resistor, 1/8 W, 1%</td>
<td>CRCW08056492FRT1</td>
<td>0805</td>
<td>Vishay Dale</td>
</tr>
<tr>
<td>9</td>
<td>1</td>
<td>R9</td>
<td>51 kΩ</td>
<td>Resistor, 1/8 W, 5%</td>
<td>CRCW08055102JRT1</td>
<td>0805</td>
<td>Vishay Dale</td>
</tr>
<tr>
<td>10</td>
<td>2</td>
<td>C1, C8</td>
<td>10 μF</td>
<td>Capacitor, Ceramic, 16 V</td>
<td>C2SY5U1C106ZP</td>
<td>1210</td>
<td>Tokin</td>
</tr>
<tr>
<td>11</td>
<td>4</td>
<td>C2, C3, C6, C9</td>
<td>0.1 μF</td>
<td>Capacitor, Ceramic, 25 V</td>
<td>VJ0805Y104KXXAT</td>
<td>0805</td>
<td>Vishay Vitramon</td>
</tr>
<tr>
<td>12</td>
<td>1</td>
<td>C4</td>
<td>56 pF</td>
<td>Capacitor, Ceramic, 25 V</td>
<td>VJ0805Y560KXXAT</td>
<td>0805</td>
<td>Vishay Vitramon</td>
</tr>
<tr>
<td>13</td>
<td>1</td>
<td>C5</td>
<td>1000 pF</td>
<td>Capacitor, Ceramic, 25 V</td>
<td>VJ0805Y102KXXAT</td>
<td>0805</td>
<td>Vishay Vitramon</td>
</tr>
<tr>
<td>14</td>
<td>1</td>
<td>C7</td>
<td>330 pF</td>
<td>Capacitor, Ceramic, 25 V</td>
<td>VJ0805Y331KXXAT</td>
<td>0805</td>
<td>Vishay Vitramon</td>
</tr>
<tr>
<td>15</td>
<td>1</td>
<td>D1</td>
<td>MBR0520T1</td>
<td>Schottky Diode</td>
<td>MBR0520T1</td>
<td>SOD-123</td>
<td>Motorola</td>
</tr>
<tr>
<td>16</td>
<td>1</td>
<td>L1</td>
<td>4.7 μH</td>
<td>4.7 μH Inductor</td>
<td>IHLP2525-4.7</td>
<td>IHLP2525</td>
<td>Vishay Dale</td>
</tr>
<tr>
<td>17</td>
<td>1</td>
<td>U1</td>
<td>Si9167</td>
<td>Power IC</td>
<td>Si9167BQ-T1</td>
<td>TSSOP-20</td>
<td>Vishay Siliconix</td>
</tr>
<tr>
<td>18</td>
<td>2</td>
<td>JP1, JP2</td>
<td>Jumpers</td>
<td>3-Pin Headers</td>
<td>SIP3</td>
<td>Multi-Source</td>
<td></td>
</tr>
<tr>
<td>19</td>
<td>9</td>
<td>PT to P9</td>
<td>Power, GND, TP</td>
<td>1-Pin Headers</td>
<td>TP1</td>
<td>Multi-Source</td>
<td></td>
</tr>
</tbody>
</table>