


N-Channel 60 V (D-S) MOSFET



Marking code: AA

PRODUCT SUMMARY	
V_{DS} (V)	60
$R_{DS(on)}$ max. (Ω) at $V_{GS} = 10$ V	0.034
$R_{DS(on)}$ max. (Ω) at $V_{GS} = 4.5$ V	0.041
Q_g typ. (nC)	10.5
I_D (A) ^a	12
Configuration	Single


FEATURES

- TrenchFET® power MOSFET
- Thermally enhanced PowerPAK ChipFET package
 - Small footprint area
 - Low on-resistance
 - Thin 0.8 mm profile
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912


RoHS
 COMPLIANT
 HALOGEN
FREE

APPLICATIONS

- Load switch for portable applications
- DC/DC switch for low power synchronous rectification
- Intermediate switch driver for DC/DC applications



ORDERING INFORMATION	
Package	PowerPAK ChipFET
Lead (Pb)-free and halogen-free	Si5476DU-T1-GE3

ABSOLUTE MAXIMUM RATINGS ($T_A = 25$ °C, unless otherwise noted)				
PARAMETER		SYMBOL	LIMIT	UNIT
Drain-source voltage		V_{DS}	60	V
Gate-source voltage		V_{GS}	± 20	V
Continuous drain current ($T_J = 150$ °C)	$T_C = 25$ °C	I_D	12 ^a	A
	$T_C = 70$ °C		12 ^a	
	$T_A = 25$ °C		7 ^{b, c}	
	$T_A = 70$ °C		5.6 ^{b, c}	
Pulsed drain current		I_{DM}	25	A
Continuous source-drain diode current	$T_C = 25$ °C	I_S	12 ^a	A
	$T_A = 25$ °C		2.6 ^{b, c}	
Avalanche current	L = 0.1 mH	I_{AS}	15	mJ
Single pulse avalanche energy		E_{AS}	11.2	
Maximum power dissipation	$T_C = 25$ °C	P_D	31	W
	$T_C = 70$ °C		20	
	$T_A = 25$ °C		3.1 ^{b, c}	
	$T_A = 70$ °C		2 ^{b, c}	
Operating junction and storage temperature range		T_J, T_{stg}	-55 to +150	°C
Soldering recommendations (peak temperature) ^{d, e}			260	°C

THERMAL RESISTANCE RATINGS					
PARAMETER		SYMBOL	TYPICAL	MAXIMUM	UNIT
Maximum junction-to-ambient ^{b, f}	$t \leq 5$ s	R_{thJA}	34	40	°C/W
Maximum junction-to-case (drain)	Steady state	R_{thJC}	3	4	

Notes

- Package limited
- Surface mounted on 1" x 1" FR4 board
- $t = 5$ s
- See solder profile (www.vishay.com/doc?73257). The PowerPAK ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection
- Rework conditions: manual soldering with a soldering iron is not recommended for leadless components
- Maximum under steady state conditions is 90 °C/W



SPECIFICATIONS (T _J = 25 °C, unless otherwise noted)						
PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static						
Drain-source breakdown voltage	V _{DS}	V _{GS} = 0 V, I _D = 1 mA	60	-	-	V
V _{DS} temperature coefficient	ΔV _{DS} /T _J	I _D = 250 μA	-	55	-	mV/°C
V _{GS(th)} temperature coefficient	ΔV _{GS(th)} /T _J		-	-6.3	-	
Gate-source threshold voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250 μA	1	-	3	V
Gate-source leakage	I _{GSS}	V _{DS} = 0 V, V _{GS} = ± 20 V	-	-	± 100	nA
Zero gate voltage drain current	I _{DSS}	V _{DS} = 60 V, V _{GS} = 0 V	-	-	1	μA
		V _{DS} = 60 V, V _{GS} = 0 V, T _J = 55 °C	-	-	10	
On-state drain current ^a	I _{D(on)}	V _{DS} ≥ 5 V, V _{GS} = 10 V	25	-	-	A
Drain-source on-state resistance ^a	R _{DS(on)}	V _{GS} = 10 V, I _D = 4.6 A	-	0.028	0.034	Ω
		V _{GS} = 4.5 V, I _D = 4.2 A	-	0.033	0.041	
Forward transconductance ^a	g _{fs}	V _{DS} = 15 V, I _D = 4.6 A	-	20	-	S
Dynamic ^b						
Input capacitance	C _{ISS}	V _{DS} = 30 V, V _{GS} = 0 V, f = 1 MHz	-	1100	-	pF
Output capacitance	C _{OSS}		-	90	-	
Reverse transfer capacitance	C _{RSS}		-	55	-	
Total gate charge	Q _g	V _{DS} = 30 V, V _{GS} = 10 V, I _D = 4.6 A	-	21	32	nC
		V _{DS} = 30 V, V _{GS} = 4.5 V, I _D = 4.6 A	-	10.5	16	
Gate-source charge	Q _{gs}	V _{DS} = 30 V, V _{GS} = 4.5 V, I _D = 4.6 A	-	3.5	-	nC
Gate-drain charge	Q _{gd}		-	4.2	-	
Gate resistance	R _g		f = 1 MHz	-	3.3	
Turn-on delay time	t _{d(on)}	V _{DD} = 30 V, R _L = 5.4 Ω, I _D ≅ 5.6 A, V _{GEN} = 4.5 V, R _g = 1 Ω	-	20	30	ns
Rise time	t _r		-	150	225	
Turn-off delay time	t _{d(off)}		-	20	30	
Fall time	t _f		-	60	90	
Turn-on delay time	t _{d(on)}	V _{DD} = 30 V, R _L = 5.4 Ω, I _D ≅ 5.6 A, V _{GEN} = 10 V, R _g = 1 Ω	-	10	15	
Rise time	t _r		-	15	25	
Turn-off delay time	t _{d(off)}		-	22	40	
Fall time	t _f		-	10	15	
Drain-Source Body Diode Characteristics						
Continuous source-drain diode current	I _S	T _C = 25 °C	-	-	12	A
Pulse diode forward current	I _{SM}		-	-	25	
Body diode voltage	V _{SD}	I _S = 5.5 A, V _{GS} = 0 V	-	0.85	1.2	V
Body diode reverse recovery time	t _{rr}	I _F = 5.5 A, di/dt = 100 A/μs, T _J = 25 °C	-	25	50	ns
Body diode reverse recovery charge	Q _{rr}		-	25	50	nC
Reverse recovery fall time	t _a		-	19	-	ns
Reverse recovery rise time	t _b		-	6	-	


Notes

- a. Pulse test; pulse width ≤ 300 μs, duty cycle ≤ 2 %
- b. Guaranteed by design, not subject to production testing


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.




TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Output Characteristics




Transfer Characteristics




On-Resistance vs. Drain Current and Gate Voltage



Capacitance




Gate Charge




On-Resistance vs. Junction Temperature




TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage




Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Current Derating ^a




Power Derating

Note


- a. The power dissipation P_D is based on T_J max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Normalized Thermal Transient Impedance, Junction-to-Ambient



Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg?73663.

PowerPAK® ChipFET® Case Outline



DIM.	MILLIMETERS			INCHES		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	0.70	0.75	0.85	0.028	0.030	0.033
A1	0	-	0.05	0	-	0.002
b	0.25	0.30	0.35	0.010	0.012	0.014
C	0.15	0.20	0.25	0.006	0.008	0.010
D	2.92	3.00	3.08	0.115	0.118	0.121
D1	1.75	1.87	2.00	0.069	0.074	0.079
D2	1.07	1.20	1.32	0.042	0.047	0.052
D3	0.20	0.25	0.30	0.008	0.010	0.012
E	1.82	1.90	1.98	0.072	0.075	0.078
E1	1.38	1.50	1.63	0.054	0.059	0.064
E2	0.92	1.05	1.17	0.036	0.041	0.046
E3	0.45	0.50	0.55	0.018	0.020	0.022
e	0.65 BSC			0.026 BSC		
H	0.15	0.20	0.25	0.006	0.008	0.010
K	0.25	-	-	0.010	-	-
K1	0.30	-	-	0.012	-	-
K2	0.20	-	-	0.008	-	-
K3	0.20	-	-	0.008	-	-
L	0.30	0.35	0.40	0.012	0.014	0.016

C14-0630-Rev. E, 21-Jul-14
DWG: 5940

Note

- Millimeters will govern

RECOMMENDED MINIMUM PADS FOR PowerPAK® ChipFET® Single



Recommended Minimum Pads
Dimensions in mm/(Inches)

[Return to Index](#)



Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.