

## N-Channel 125 V (D-S) MOSFET

### DESCRIPTION


The attached SPICE model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over -55 °C to +125 °C temperature ranges under the pulsed 0 V to 10 V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched  $C_{gd}$  model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

### CHARACTERISTICS

- N-channel vertical DMOS
- Macro model (subcircuit model)
- Level 3 MOS
- Apply for both linear and switching application
- Accurate over -55 °C to +125 °C temperature range
- Model the gate charge

### SUBCIRCUIT MODEL SCHEMATIC



### Note

- This document is intended as a SPICE modeling guideline and does not constitute a commercial product datasheet. Designers should refer to the appropriate datasheet of the same number for guaranteed specification limits









<b>SPECIFICATIONS</b> ( $T_J = 25\text{ }^{\circ}\text{C}$ , unless otherwise noted)					
PARAMETER	SYMBOL	TEST CONDITIONS	SIMULATED DATA	MEASURED DATA	UNIT
<b>Static</b>					
Gate-source threshold voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$ , $I_D = 250\text{ }\mu\text{A}$	3.5	-	V
Drain-source on-state resistance <sup>a</sup>	$R_{DS(on)}$	$V_{GS} = 10\text{ V}$ , $I_D = 8.5\text{ A}$	0.0243	0.0248	$\Omega$
Forward transconductance <sup>a</sup>	$g_{fs}$	$V_{DS} = 15\text{ V}$ , $I_D = 8.5\text{ A}$	14	16	S
Diode forward voltage	$V_{SD}$	$I_S = 6.8\text{ A}$	0.8	0.8	V
<b>Dynamic <sup>b</sup></b>					
Input capacitance	$C_{iss}$	$V_{DS} = 62.5\text{ V}$ , $V_{GS} = 0\text{ V}$ , $f = 1\text{ MHz}$	620	535	pF
Output capacitance	$C_{oss}$		182	157	
Reverse transfer capacitance	$C_{rss}$		13	8	
Total gate charge	$Q_g$	$V_{DS} = 62.5\text{ V}$ , $V_{GS} = 10\text{ V}$ , $I_D = 8.5\text{ A}$	9.8	10.2	nC
Gate-source charge	$Q_{gs}$	$V_{DS} = 62.5\text{ V}$ , $V_{GS} = 7.5\text{ V}$ , $I_D = 8.5\text{ A}$	8	8	
Gate-drain charge	$Q_{gd}$		3.2	3.2	
			2.7	2.7	

**Notes**

- a. Pulse test; pulse width  $\leq 300\text{ }\mu\text{s}$ , duty cycle  $\leq 2\%$   
b. Guaranteed by design, not subject to production testing



## COMPARISON OF MODEL WITH MEASURED DATA ( $T_J = 25^\circ\text{C}$ , unless otherwise noted)



### Note

- Dots and squares represent measured data

Copyright: Vishay Intertechnology, Inc.