

Automotive Dual N-Channel 60 V (D-S) 175 °C MOSFET

DESCRIPTION


The attached SPICE model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the -55 °C to +125 °C temperature ranges under the pulsed 0 V to 10 V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage.

A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched C_{gd} model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

CHARACTERISTICS

- N-Channel vertical DMOS
- Macro model (subcircuit model)
- Level 3 MOS
- Apply for both linear and switching application
- Accurate over the -55 °C to +125 °C temperature range
- Model the gate charge

SUBCIRCUIT MODEL SCHEMATIC



Note

- This document is intended as a SPICE modeling guideline and does not constitute a commercial product datasheet. Designers should refer to the appropriate datasheet of the same number for guaranteed specification limits



SPECIFICATIONS (T _J = 25 °C, unless otherwise noted)						
PARAMETER	SYMBOL	TEST CONDITIONS		SIMULATED DATA	MEASURED DATA	UNIT
Static						
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250 μA	Ch-1	2	2	V
		V _{DS} = V _{GS} , I _D = -250 μA	Ch-2	2	2	
Drain-Source On-State Resistance ^a	R _{DS(on)}	V _{GS} = 10 V, I _D = 2 A	Ch-1	0.0293	0.0295	Ω
		V _{GS} = 10 V, I _D = 5 A	Ch-2	0.0123	0.0126	
		V _{GS} = 4.5 V, I _D = 1 A	Ch-1	0.0410	0.0400	
		V _{GS} = 4.5 V, I _D = 3 A	Ch-2	0.0169	0.0165	
Diode Forward Voltage ^b	V _{SD}	I _S = 2 A	Ch-1	0.79	0.81	V
		I _S = 5 A	Ch-2	0.79	0.80	
Dynamic ^b						
Input Capacitance	C _{iss}	N1-Channel V _{DS} = 25 V, V _{GS} = 0 V, f = 1 MHz	Ch-1	456	410	pF
			Ch-2	1060	967	
Output Capacitance	C _{oss}	N2-Channel V _{DS} = 25 V, V _{GS} = 0 V, f = 1 MHz	Ch-1	215	212	
			Ch-2	440	436	
Reverse Transfer Capacitance	C _{rss}		Ch-1	21	15	
			Ch-2	23	18	
Total Gate Charge	Q _g	N1-Channel V _{DS} = 30 V, V _{GS} = 10 V, I _D = 1 A	Ch-1	6	6.5	nC
			Ch-2	13.4	14.5	
Gate-Source Charge	Q _{gs}	N2-Channel V _{DS} = 30 V, V _{GS} = 10 V, I _D = 2 A	Ch-1	1.3	1.4	
			Ch-2	2.7	2.7	
Gate-Drain Charge	Q _{gd}		Ch-1	0.8	0.9	
			Ch-2	1.4	2.1	







Notes

- a. Pulse test; pulse width $\leq 300\text{ }\mu\text{s}$, duty cycle $\leq 2\%$
b. Guaranteed by design, not subject to production testing



COMPARISON OF MODEL WITH MEASURED DATA $T_J = 25^\circ\text{C}$, unless otherwise noted

N1-Channel MOSFET









Note

- Dots and squares represent measured data.



COMPARISON OF MODEL WITH MEASURED DATA $T_J = 25^\circ\text{C}$, unless otherwise noted

N2-Channel MOSFET



Note

- Dots and squares represent measured data.

Copyright: Vishay Intertechnology, Inc.