

N-Channel 250 V (D-S) 175 °C MOSFET


DESCRIPTION

The attached SPICE model describes the typical electrical characteristics of the n-channel vertical DMOS. The subcircuit model is extracted and optimized over the - 55 °C to + 125 °C temperature ranges under the pulsed 0 V to 10 V gate drive. The saturated output impedance is best fit at the gate bias near the threshold voltage. A novel gate-to-drain feedback capacitance network is used to model the gate charge characteristics while avoiding convergence difficulties of the switched C_{gd} model. All model parameter values are optimized to provide a best fit to the measured electrical data and are not intended as an exact physical interpretation of the device.

CHARACTERISTICS

- N-Channel Vertical DMOS
- Macro Model (Subcircuit Model)
- Level 3 MOS
- Apply for both Linear and Switching Application
- Accurate over the - 55 °C to + 125 °C Temperature Range
- Model the Gate Charge

SUBCIRCUIT MODEL SCHEMATIC



Note

- This document is intended as a SPICE modeling guideline and does not constitute a commercial product datasheet. Designers should refer to the appropriate datasheet of the same number for guaranteed specification limits.









| SPECIFICATIONS ($T_J = 25^\circ\text{C}$, unless otherwise noted) | | | | | |
|---|--------------|--|----------------|---------------|----------|
| PARAMETER | SYMBOL | TEST CONDITIONS | SIMULATED DATA | MEASURED DATA | UNIT |
| Static | | | | | |
| Gate-Source Threshold Voltage | $V_{GS(th)}$ | $V_{DS} = V_{GS}$, $I_D = 250\ \mu\text{A}$ | 2.9 | - | V |
| On-State Drain Current ^a | $I_{DS(on)}$ | $V_{DS} = 5\ \text{V}$, $V_{GS} = 10\ \text{V}$ | 112 | - | A |
| Drain-Source On-State Resistance ^a | $R_{DS(on)}$ | $V_{GS} = 10\ \text{V}$, $I_D = 20\ \text{A}$ | 0.045 | 0.047 | Ω |
| | | $V_{GS} = 10\ \text{V}$, $I_D = 20\ \text{A}$, $T_J = 125^\circ\text{C}$ | 0.081 | - | |
| | | $V_{GS} = 10\ \text{V}$, $I_D = 20\ \text{A}$, $T_J = 175^\circ\text{C}$ | 0.100 | - | |
| | | $V_{GS} = 6\ \text{V}$, $I_D = 15\ \text{A}$ | 0.046 | 0.049 | |
| Body Diode Voltage ^a | V_{SD} | $I_F = 45\ \text{A}$, $V_{GS} = 0\ \text{V}$ | 0.91 | 1 | V |
| Dynamic^b | | | | | |
| Input Capacitance | C_{iss} | $V_{DS} = 25\ \text{V}$, $V_{GS} = 0\ \text{V}$, $f = 1\ \text{MHz}$ | 4977 | 5000 | pF |
| Output Capacitance | C_{oss} | | 326 | 300 | |
| Reverse Transfer Capacitance | C_{rss} | | 229 | 170 | |
| Total Gate Charge ^c | Q_g | $V_{DS} = 125\ \text{V}$, $V_{GS} = 10\ \text{V}$, $I_D = 45\ \text{A}$ | 93 | 95 | nC |
| Gate-Source Charge ^c | Q_{gs} | | 28 | 28 | |
| Gate-Drain Charge ^c | Q_{gd} | | 34 | 34 | |
| Turn-On Delay Time ^c | $t_{d(on)}$ | $V_{DD} = 100\ \text{V}$, $R_L = 2.78\ \Omega$ $I_D \approx 45\ \text{A}$, $V_{GEN} = 10\ \text{V}$, $R_g = 2.5\ \Omega$ | 35 | 22 | ns |
| Rise Time ^c | t_r | | 35 | 220 | |
| Turn-Off Delay Time ^c | $t_{d(off)}$ | | 56 | 40 | |
| Fall Time ^c | t_f | | 44 | 145 | |

Notes

- a. Pulse test; pulse width $\leq 300\ \mu\text{s}$, duty cycle $\leq 2\ \%$.
b. Guaranteed by design, not subject to production testing.
c. Independent of operating temperature.



COMPARISON OF MODEL WITH MEASURED DATA ($T_J = 25^\circ\text{C}$, unless otherwise noted)



Note

- Dots and squares represent measured data.