# Reference Board User's Manual High Voltage Synchronous Buck Regulators: 3 V to 24 V SiC431 (24 A) 



## DESCRIPTION

The SiC431 is family of synchronous buck regulators with integrated high side and low side power MOSFETs. Its power stage is capable of supplying up to 24 A continuous current at 1 MHz switching frequency. This regulator produces an adjustable output voltage down to 0.6 V from 3 V to 24 V input rail to accommodate a variety of applications, including computing, consumer electronics, telecom, and industrial. SiC43x series employs a constant on time control architecture that supports ultrafast transient response with minimum output capacitance and tight ripple regulation at very light load. The device is internally compensated and no external ESR network is required for loop stability purposes. The device also incorporates a power saving scheme that significantly increases light load efficiency. The regulator integrates a full protection feature set, including output over voltage protection (OVP), cycle by cycle over current protection (OCP) short circuit protection (SCP) and thermal shutdown (OTP). It also has UVLO and a user programmable soft start. The SiC43x series is available in lead ( Pb )-free power enhanced MLP44-24L package in $4 \mathrm{~mm} \times 4 \mathrm{~mm}$ dimension.

| ORDERING TABLE |  |  |
| :--- | :---: | :---: |
| PART NUMBER | MODE | OUTPUT <br> CURRENT |
| SiC431AEVB-A | Ultrasonic | 24 A |
| SiC431BEVB-A | Power safe | 24 A |

## FEATURES

## - Versatile

- Single supply operation from 3 V to 24 V input voltage
- Adjustable output voltage down to 0.6 V
- Scalable solution: 24 A (SiC431)
- Support start-up with pre-bias output voltage
$- \pm 1 \%$ output voltage accuracy at $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
- Highly efficient
- 97 \% peak efficiency
$-1 \mu \mathrm{~A}$ supply current at shutdown
- $50 \mu \mathrm{~A}$ operating current not switching
- Highly configurable
- Four programmable switching frequencies available: $300 \mathrm{kHz}, 500 \mathrm{kHz}, 750 \mathrm{kHz}$, and 1 MHz
- Adjustable soft start and adjustable current limit (OCP)
- 3 modes of operation: forced continuous conduction (FCCM), power save (PSM) (for $\mathrm{SiC} 43 \times \mathrm{B}$ ), or ultrasonic (UTR) (for $\mathrm{SiC} 43 \times \mathrm{A}$ )
- Robust and reliable
- Cycle-by-cycle current limit
- Output overvoltage protection
- Output undervoltage / short circuit protection with auto retry
- Power good flag and over temperature protection
- Design tools
- Supported by Vishay PowerCAD Online Design Simulation (https://vishay.transim.com/landing.aspx)
- Design support kit (www.vishay.com/ppg?74589)
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912


## APPLICATIONS

- Industrial and automation
- Home automation
- Industrial and server computing
- Networking, telecom, and base station power supplies
- Wall transformer regulation
- Robotics
- High end hobby electronics: remote control cars, planes, and drones
- Battery management systems
- Power tools
- Vending, ATM, and slot machines

SiC431

## SPECIFICATIONS

This reference board allows the end user to evaluate the $\mathrm{SiC} 43 x$ series microBUCK ${ }^{\circledR}$ regulators for their features and functionalities. The user may also change the operating range by making changes to the jumper connections. See section "Selection Jumpers" below in the document.

## CONNECTION AND SIGNAL / TEST POINTS

Power Terminals (J10)
$-+\mathrm{V}_{\text {IN }}($ pin 1$), \mathrm{V}_{\text {IN }}$ GND (pin 2)
Connect to a voltage source to this pin. The minimum input voltage will be 3 V . For input voltages $\left(\mathrm{V}_{\mathrm{IN}}\right)$ below 4.5 V an external $V_{D D}$ and $V_{D R D}$ is required.
$-+V_{\text {OUT }}\left(\right.$ pin 5 and pin 6), $V_{\text {OUT }}$ GND (pin 3 and pin 4)


Fig. 1 - SiC431 EVB

BOARD CONFIGURATION TABLE

| SiC431 EVB TYPICAL PRE-DEFINED |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| OPERATING CONFIGURATIONS ${ }^{\text {a }}$ |  |  |  |  |
| $\mathbf{V}_{\mathbf{I N}}(\mathbf{V})$ | $\mathbf{V}_{\text {OUT }}(\mathbf{V})$ | $\mathbf{f}_{\text {sw }}(\mathbf{k H z})$ | $\mathbf{L}(\boldsymbol{\mu H})$ | MAXIMUM <br> IOUT <br> $(\mathbf{A})$ |
| 12.0 | 1.0 | 750 | 0.22 | 20 |
| 12.0 | 3.3 | 500 | 1.00 | 20 |
| 12.0 | 5.0 | 500 | 1.00 | 20 |
| 19.0 | 12.0 | 300 | 4.70 | 12 |

## Note

a. Output voltage $\mathrm{V}_{\text {OUt }}$ is set by J 15 jumper; switching frequency $\mathrm{f}_{\mathrm{sw}}$ and switching mode is set by $\mathrm{J} 1, \mathrm{~J} 2, \mathrm{~J} 3$, J 4 specified in table "Mode 1 options from setting J1, J2, J3, J4"; soft start time and OCP percentage is set by $\mathrm{J} 5, \mathrm{~J} 6, \mathrm{~J} 7, \mathrm{~J} 8$ specified in table "Mode 2 options from setting J5, J6, J7, J8

## SELECTION JUMPERS

## Enable of Device

J9: this is the jumper that enables/disables the part.
With J 9 two pins left open, the device is enabled. With J 9 two pins shorted, the device is disabled.

## Output Voltage $\mathrm{V}_{\text {out }}$ Setting

J15: this is the jumper that select output voltage


Fig. 2-J15 Jumper on EVB for Output Setting
J 15 is a $4 \times 2$ eight-pin header illustrated in Fig. 2. Shorting two pins in a row, from top to bottom as indicated in Fig. 2, output voltage $\mathrm{V}_{\text {OUt }}$ can be set to $1.0 \mathrm{~V}, 3.3 \mathrm{~V}, 5.0 \mathrm{~V}$, or 12 V . An example setup illustrated in Fig. 2 is 3.3 V . The default setup is 5.0 V .

## MODE 1 Select

$\mathbf{J 1}, \mathbf{J 2}, \mathbf{J 3}$, and J4: are four $1 \times 3$ three-pin header which allow user to select one option out of sixteen choices of switching frequency $\mathrm{f}_{\mathrm{sw}}$ and mode of operation. Table "Mode 1 options from setting J1, J2, J3, J4" specifies all options to achieve by setting $\mathbf{J} \mathbf{1}, \mathbf{J} \mathbf{2}, \mathbf{J} \mathbf{3}$, and $\mathbf{J 4}$. The left pin is defined as the left most pin of the $1 \times 3$ header closer to Vishay logo on EVB. The right pin is defined as the right most pin of the $1 \times 3$ header far from the Vishay logo on EVB. The middle pin is defined as the pin of the $1 \times 3$ header sitting between the left pin and the right pin.

SiC431

## MODE 1 OPTIONS FROM <br> SETTING J1, J2, J3, J4

| NO | $\mathrm{f}_{\text {sw }}(\mathrm{kHz})$ | MODE OF OPERATION | JUMPER SET UP ON J1, J2, J3, AND J4 |
| :---: | :---: | :---: | :---: |
| 1 | 300 | FCCM | The right pin of J1 shorted to the middle pin of $\mathbf{J} \mathbf{1}$; all other pins keep open |
| 2 | 300 | $\begin{gathered} \text { PSM (for } \\ \text { SiC43xB) or } \\ \text { UTR (for } \\ \text { SiC43xA) } \end{gathered}$ | The left pin of J1 shorted to the middle pin of $\mathbf{J} \mathbf{1}$; all other pins keep open |
| $3^{\text {a }}$ | 500 | FCCM | The right pin of $\mathbf{J} 2$ shorted to the middle pin of $\mathbf{J} \mathbf{2}$; all other pins keep open |
| 4 | 500 | $\begin{gathered} \text { PSM (for } \\ \text { SiC43xB) or } \\ \text { UTR (for } \\ \text { SiC43xA) } \end{gathered}$ | The left pin of $\mathbf{J} \mathbf{2}$ shorted to the middle pin of $\mathbf{J} \mathbf{2}$; all other pins keep open |
| 5 | 750 | FCCM | The right pin of J3 shorted to the middle pin of $\mathbf{J} \mathbf{3}$; all other pins keep open |
| 6 | 750 | PSM (for SiC43xB) or UTR (for SiC43xA) | The left pin of J3 shorted to the middle pin of $\mathbf{J 3}$; all other pins keep open |
| 7 | 1000 | FCCM | The right pin of J 4 shorted to the middle pin of J 4 ; all other pins keep open |
| 8 | 1000 | $\begin{aligned} & \text { PSM (for } \\ & \text { SiC43xB) or } \\ & \text { UTR (for } \\ & \text { SiC } 43 \times \mathrm{A} \text { ) } \end{aligned}$ | The left pin of J4 shorted to the middle pin of $\mathbf{J 4}$; all other pins keep open |

## Note

a. Default setup on EVB

## MODE 2 Select

J5, J6, J7, and J8 are four $1 \times 3$ three-pin headers which allow user to select one option out of sixteen choices of soft start time and OCP's percent over its maximum value. Table "Mode 2 options from setting J5, J6, J7, J8" specifies all options to achieve by setting $\mathrm{J} 5, \mathrm{~J} 6, \mathrm{~J} 7$, and J 8 . The left pin is defined as the left most pin of the $1 \times 3$ header closer to Vishay logo on EVB. The right pin is defined as the right most pin of the $1 \times 3$ header far from the Vishay logo on EVB. The middle pin is defined as the pin of the $1 \times 3$ header sitting between the left pin and the right pin.

## MODE 2 OPTIONS FROM <br> SETTING J5, J6, J7, J8

| NO | SOFT <br> START (ms) | OCP (\%) | JUMPER SET UP ON J5, J6, <br> J7, AND J8 |
| :---: | :---: | :---: | :---: |
| 1 | 6 | 25 | The right pin of J5 shorted to <br> the middle pin of J5; all other <br> pins keep open |
| 2 | 3 | 25 | The left pin of J5 shorted to <br> the middle pin of J5; all other <br> pins keep open |
| 3 | 6 | 50 | The right pin of J6 shorted to <br> the middle pin of J6; all other <br> pins keep open |


| MODE 2 OPTIONS FROM <br> SETTING J5, J6, J7, J8 |  |  |  |
| :---: | :---: | :---: | :---: |
| NO | SOFT <br> START (ms) | OCP (\%) | JUMPER SET UP ON J5, J6, <br> J7, AND J8 |
| 4 | 3 | 50 | The left pin of J6 shorted to <br> the middle pin of J6; all other <br> pins keep open |
| 5 | 6 | 75 | The right pin of J7 shorted to <br> the middle pin of J7; all other <br> pins keep open |
| 6 | 3 | 75 | The left pin of J7 shorted to <br> the middle pin of J7; all other <br> pins keep open |
| 7 a | 6 | 100 | The right pin of J8 shorted to <br> the middle pin of J8; all other <br> pins keep open |
| 8 | 3 | 100 | The left pin of J8 shorted to <br> the middle pin of J8; all other <br> pins keep open |

## Note

a. Default setup on EVB

## PV ${ }_{\text {IN }}$ Enhanced UVLO Option

SiC431 uses LDO circuit to generate internal $\mathrm{V}_{\mathrm{DD}}$ from $\mathrm{PV}_{\mathrm{IN}}$, so its $V_{D D}$ UVLO feature may be used to implement $P V_{I N}$ UVLO like the EVB did. In cases that an enhanced $P V_{I N}$ UVLO feature may be required in those applications where either the level of $P V_{I N}$ UVLO is higher than 4 V or avoiding SiC431 falsely turn on during extreme $\mathrm{PV}_{\text {IN }}$ crashing is required, the user has an option to modify the EVB and use EN hysteresis to realize an enhanced $\mathrm{PV}_{\mathrm{IN}}$ UVLO feature. The user needs to change R9 from $100 \mathrm{k} \Omega$ to $20 \mathrm{k} \Omega$, then add a resistor and a capacitor $0.1 \mu \mathrm{~F}$ ( 50 V rating) in the schematic and BOM, where two components are connected from EN to ground. For the EVB, the user may populate the two components on the bottom side of EVB crossing two pins of J9. Equation (1) lists an equation for the user to calculate the resistance of the added resistor.

$$
\begin{equation*}
\mathrm{R} 99=\frac{\mathrm{R} 9}{\left(\mathrm{PVIN}_{\mathrm{EN}_{\mathrm{H}}}-1\right)} \tag{1}
\end{equation*}
$$

where $\mathrm{PVIN}_{E N H}$ is the expected level of $P V_{I N}$, in volts, enabling SiC431, R9 is resistance of the resistor R9, R99 is resistance of the resistor to be added between EN and ground.
For example, provided that $\mathrm{PVIN}_{\mathrm{ENH}}$ is chosen as 7.6 V and R9 is $20 \mathrm{k} \Omega$, the calculated resistance of R99 is $3.03 \mathrm{k} \Omega$ and a $3.01 \mathrm{k} \Omega$ resistor shall be selected following E96 table.

## SIGNALS AND TEST LEADS

## Input Voltage Sense

$\mathbf{V}_{\text {IN_SENSE }}(T P 11), G^{\prime} D_{\text {IN_SENSE }}(T P 12)$ : this allows the user to measure the voltage directly at the input of the regulator bypassing any losses generated by connections to the board. These test points can also be as a remote sense port of a power source with remote sense capability.

## Output Voltage Sense

$\mathbf{V}_{\text {Out_Sense }}$ (TP13), GND ${ }_{\text {out_Sense }}$ (TP14): this allows the user to measure the output voltage directly at the sense point of the regulator bypassing any losses generated by connections to the board. These test points can also be as a remote sense port of an external load with remote sense capability.

## Power Good Indicator

PGD (J17): is an open drain output and is pulled up with a $100 \mathrm{k} \Omega$ resistor, R 12 , to $\mathrm{V}_{\mathrm{DD} 1}\left(\approx 5 \mathrm{~V}\right.$ ). When FB or $\mathrm{V}_{\text {OUT }}$ are within $-10 \%$ to $+20 \%$ of the set voltage this pin will go HI to indicate the output is okay. To prevent false triggering during transient events, the $\mathrm{P}_{\mathrm{GOOD}}$ has a $25 \mu \mathrm{~s}$ blanking time.

## Power Up Procedure

Before turning on the reference board, the user needs to finish jumper setup or use the default one (see section on mode selection). It is required to disable the SiC 431 before making any changes to the jumpers.

## SCHEMATIC FOR SiC431



## SCHEMATIC, DESIGN, BILL OF MATERIALS, AND GERBER FILES FOR PCB FABRICATION

These files are as follows and available for download at www.vishay.com/power-ics/list/product-74589/tab/designtools-ppg/

- "*.DSN" for schematic design file
- "*.DBK" for data backup file for Orcad
- ".opj" Orcad project file. Any schematic work should always be opened with the opj file. Use of a DSN file for this purpose is not advised
- "*.xlsx" is the bill of materials (BOM) derived from the schematic
- "*.PDF" is the PDF version of the schematic from the "*.DSN" file


Fig. 3 - Top Layer


Fig. 4 - Inner Layer 2


Fig. 5 - Inner Layer 3


Fig. 6 - Inner Layer 4


Fig. 7 - Inner Layer 5


Fig. 8 - Bottom Layer

SiC431
Vishay Siliconix

BILL OF MATERIAL REPORT, SiC431

| SYM_NAME | $\underset{\mathbf{E}}{\text { COMP_VALU }}$ | REFDES | PART NUMBER | PART RATING |
| :---: | :---: | :---: | :---: | :---: |
| 0402 | $0.1 \mu \mathrm{~F}$ | C1, C5, C6 | GRM155R71H104ME14D | CAP CER 50 V X7R |
| 1210 | $22 \mu \mathrm{~F}$ | C2, C3, C4 | CL32B226KAJNFNE | CAP CER 25 V X7R |
| 0603 | $1 \mu \mathrm{~F}$ | C7 | GCM188R71E105KA64D | CAP CER 25 V X7R |
| POSCAP | $100 \mu \mathrm{~F}$ | C8, C9 | 20TQC100MYF | CAP TANT POLY 20 V |
| 0603 | DNP | C10 | - | CAP CER 50 V X7R |
| 1210 | $22 \mu \mathrm{~F}$ | C11, C12, C13, C14 | CL32B226KAJNFNE | CAP CER 25 V X7R |
| 1210 | DNP | C15, C16, C17 | - | CAP CER 25 V X7R |
| 0603 | $0.1 \mu \mathrm{~F}$ | C18 | GCM188R71E104KA57D | CAP CER 2 5V X7R |
| 0603 | DNP | C19 | - | CAP CER 25 V X7R |
| CAP10P2x5 | $220 \mu \mathrm{~F}$ | C20 | UBT1E221M | CAP ALUM 25 V RADIAL |
| SiC431 | SiC431 | IC1 | - | - |
| MINIJUMPER3 | CON3 | J1, J2, J3, J4, J5, J6, J7, J8 | M50-3530342 | - |
| CON2 | CON2 | J9 | M50-3530242 | - |
| CON6 | CON6 | J10 | 277-1581-ND | - |
| TP30 | VIN+S | J11 | 36-5000-ND | - |
| TP30 | VO-S | J12 | 36-5001-ND | - |
| TP30 | VO+S | J13 | 36-5000-ND | - |
| TP30 | Vo-S | J14 | 36-5001-ND | - |
| $\begin{aligned} & \hline \text { MINIJUMPER } \\ & 2 \times 4 \end{aligned}$ | CON8A | J15 | S9015E-04-ND | - |
| TP30 | $\mathrm{A}_{\text {GND }}$ | J16 | 36-5001-ND | - |
| TP30 | $\mathrm{P}_{\text {GOOD }}$ | J17 | 36-5002-ND | - |
| ZenithTek | $1 \mu \mathrm{H}$ | L1 | ZPWE-101014NA-1ROK (recommended for $\mathrm{V}_{\text {OUT }}=3.3$, or 5 V ) | $1 \mu \mathrm{H}, 10 \%, 0.81 \mathrm{~m} \Omega$ DCR, $30 \mathrm{Al}_{\mathrm{RMS}}$, $37 \mathrm{Al} \mathrm{IAT}_{1}$ at $25^{\circ} \mathrm{C}(20 \%$ roll off $)$, $30 \mathrm{~A}_{\text {SAT } 1}$ at $100^{\circ} \mathrm{C}(20 \%$ roll off $)$ |
| - | DNP | L1 | ZPWE-108075-R22 <br> (recommended for $\mathrm{V}_{\text {OUT }}=1.0 \mathrm{~V}$ ) | $215 \mathrm{nH}, 10 \%, 0.29 \mathrm{~m} \Omega \mathrm{DCR}, 61 \mathrm{Al}_{\mathrm{RMS}}$, $50 \mathrm{Al} \mathrm{l}_{\text {SAT } 1}$ at $25^{\circ} \mathrm{C}(20 \%$ roll off $)$, $43 \mathrm{~A} \mathrm{I}_{\text {SAT } 1}$ at $100^{\circ} \mathrm{C}(20 \%$ roll off $)$ |
|  |  |  | IHLP5050FDER4R7M01 (recommended for $\mathrm{V}_{\text {OUT }}=12.0 \mathrm{~V}$ ) | $4.7 \mu \mathrm{H}, 20 \%, 8.0 \mathrm{~m} \Omega \mathrm{DCR}, 13.5 \mathrm{~A} \mathrm{I}_{\mathrm{RMS}}$, $32 \mathrm{Al}_{\text {SAT } 1}$ at $25^{\circ} \mathrm{C}(20 \%$ roll off $)$ |
| 0402 | $51 \mathrm{k} \Omega$ | R1, R5 | CRCW040251K0FKED | - |
| 0402 | $100 \mathrm{k} \Omega$ | R2, R6, R9, R12 | CRCW0402100KFKED | - |
| 0402 | $200 \mathrm{k} \Omega$ | R3, R7 | CRCW0402200KFKED | - |
| 0402 | $510 \mathrm{k} \Omega$ | R4, R8 | CRCW0402510KFKED | - |
| 0402 | $0 \Omega$ | R10 | CRCW04020000ZOED | - |
| 0603 | $10 \mathrm{k} \Omega$ | R11 | TNPW060310K0BXEN | - |
| 0603 | $6.65 \mathrm{k} \Omega$ | R14 | TNPW06036K65BEEA | - |
| 0603 | $45.3 \mathrm{k} \Omega$ | R15 | TNPW060345K3BEEA | - |
| 0603 | $73.2 \mathrm{k} \Omega$ | R16 | TNPW060373K2BEEA | - |
| 0603 | $191 \mathrm{k} \Omega$ | R17 | TNPW0603191KBEEA | - |
| 1206 | DNP | R18 | - | - |
| JUMPER | - | OFF BOARD $\times 3$ | NPB02SVFN-RC | - |

