


## High Thermal Stability Isolation Amplifier



### LINKS TO ADDITIONAL RESOURCES



### AGENCY APPROVALS

- UL
- cUL
- DIN EN 60747-5-5 (VDE 0884-5)
- CQC

| DEVICE INFORMATION |                 |                   |
|--------------------|-----------------|-------------------|
| PART NUMBER        | PACKAGE         | BODY SIZE         |
| VIA0050DD          | SOP-8 (300 mil) | 5.85 mm x 7.50 mm |

### DESCRIPTION

The VIA0050DD is a high performance differential output isolated amplifier ideally suited for shunt based current sensing. The device is based on proprietary capacitive isolation technology and has a linear differential input signal range of  $\pm 50$  mV ( $\pm 64$  mV full scale).

The device has a fixed gain of 41 and provides a differential analog output.

The low offset drift typ.  $0.15 \mu\text{V}/^\circ\text{C}$  and low gain drift typ.  $15 \text{ ppm}/^\circ\text{C}$  ensures a good accuracy over the entire temperature range. The devices unmatched CMTI of  $100 \text{ kV}/\mu\text{s}$  allows accurate measurements in the noisy environment.

### FEATURES

- Isolation test voltage:  $5000 V_{RMS}$
- $\pm 50$  mV linear input voltage range
- Fixed gain: 41
- gain error and drift:  $\pm 0.05\%$  typ.,  $\pm 15 \text{ ppm}/^\circ\text{C}$  typ.
- Low non-linearity and drift:  $\pm 0.03\%$  max.,  $\pm 1 \text{ ppm}/^\circ\text{C}$  typ.
- SNR: 72 dB (typ., BW = 100 kHz)
- Wide bandwidth: 250 kHz
- High CMTI:  $100 \text{ kV}/\mu\text{s}$  min.
- Inbuilt common-mode overvoltage detection
- Operating temperature:  $-40^\circ\text{C}$  to  $+125^\circ\text{C}$
- Material categorization: for definitions of compliance please see [www.vishay.com/doc?99912](http://www.vishay.com/doc?99912)



### APPLICATIONS

- Isolated current measurement in:
  - Motor control applications
  - Power supplies
  - Solar and wind energy storage systems
  - Charging stations and EV powertrain
  - Inverter and converters
- [Battery management](#)
- [48 V board net](#)

### Note

- For automotive qualification please contact our local sales.

| ORDERING INFORMATION |                       |                         |                            |                                  |            |                 |      |
|----------------------|-----------------------|-------------------------|----------------------------|----------------------------------|------------|-----------------|------|
| PART NUMBER          | ISOLATION RATING (kV) | LINEAR INPUT RANGE (mV) | MOISTURE SENSITIVITY LEVEL | TEMPERATURE ( $^\circ\text{C}$ ) | AUTOMOTIVE | PACKAGE TYPE    | SPQ  |
| VIA0050DD            | 5                     | -50 to +50              | Level 3                    | -40 to +125                      | No         | SOP-8 (300 mil) | 1000 |

| <b>ABSOLUTE MAXIMUM RATINGS</b> ( $T_{amb} = 25\text{ }^{\circ}\text{C}$ , unless otherwise specified) |                    |                                |                    |
|--|--------------------|--------------------------------|--------------------|
| PARAMETER  | SYMBOL             | VALUE                          | UNIT               |
| Power supply voltage   | $V_{DD1}, V_{DD2}$ | -0.3 to 6.5                    | V                  |
| Input voltage  | $IN_P, IN_N$       | $GND_{1-6}$ to $V_{DD1+0.5}$   | V                  |
| Output voltage   | $OUT_P, OUT_N$     | $GND_{2-0.5}$ to $V_{DD2+0.5}$ | V                  |
| Output current per output pin  | $I_O$              | -10 to +10                     | mA                 |
| Operating temperature  | $T_{amb}$          | -40 to +125                    | $^{\circ}\text{C}$ |
| Junction temperature   | $T_j$              | -40 to +150                    | $^{\circ}\text{C}$ |
| Storage temperature  | $T_{stg}$          | -55 to +150                    | $^{\circ}\text{C}$ |
| Electrostatic discharge  | HBM <sup>(1)</sup> | $\pm 2000$                     | V                  |
|  | CDM <sup>(2)</sup> | $\pm 1000$                     | V                  |

**Notes**

- (1) Human body model (HBM), per AEC-Q100-002-RevD  
 (2) Charged device model (CDM), per AEC-Q100-011-RevB


**FUNCTIONAL BLOCK DIAGRAM**


Fig. 1 - VIA0050DD Block Diagram

| <b>RECOMMENDED OPERATING CONDITIONS</b> ( $T_{amb} = 25\text{ }^{\circ}\text{C}$ , unless otherwise specified) |   |                |        |          |                    |    |
|--|---|----------------|--------|----------|--------------------|----|
| PARAMETER  | SYMBOL  | MIN.           | TYP.   | MAX.     | UNIT               |    |
| Side 1 power supply  | $V_{DD1}$   | 3.0            | 5.0    | 5.5      | V                  |    |
| Side 2 power supply  | $V_{DD2}$   | 3.0            | 3.3    | 5.5      | V                  |    |
| VIA0050DD  | Differential input voltage before clipping output | $V_{clipping}$ | -      | $\pm 64$ | -                  | mV |
|  | Linear differential input full scale voltage      | $V_{FSR}$      | -50    | -        | +50                | mV |
|  | Operating common-mode input voltage               | $V_{CM}$       | -0.032 | -        | 0.8                | V  |
| Operating ambient temperature  | $T_{amb}$   | -40            | -      | +125     | $^{\circ}\text{C}$ |    |


**PIN CONFIGURATION AND FUNCTIONS**


Fig. 2 - VIA0050DD Package

| PIN CONFIGURATION AND DESCRIPTION |                  |  |
|-----------------------------------|------------------|--|
| PIN NO.                           | SYMBOL           | FUNCTION   |
| 1                                 | V <sub>DD1</sub> | Power supply for isolator side 1 (3.0 V to 5.5 V)              |
| 2                                 | IN <sub>P</sub>  | Positive analog input ( $\pm 50$ mV recommended for VIA0050DD) |
| 3                                 | IN <sub>N</sub>  | Negative analog input  |
| 4                                 | GND <sub>1</sub> | Ground 1, the ground reference for isolator side 1             |
| 5                                 | GND <sub>2</sub> | Ground 2, the ground reference for isolator side 2             |
| 6                                 | OUT <sub>N</sub> | Negative output  |
| 7                                 | OUT <sub>P</sub> | Positive output  |
| 8                                 | V <sub>DD2</sub> | Power supply for isolator side 2 (3.0 V to 5.5 V)              |



| <b>ELECTRICAL CHARACTERISTICS: VIA0050DD</b> ( $V_{DD1}, V_{DD2} = 3\text{ V to } 5.5\text{ V}$ , $I_{NP} = -50\text{ mV to } +50\text{ mV}$ , $I_{NN} = GND_1 = 0\text{ V}$ , $T_{amb} = -40\text{ }^\circ\text{C to } +125\text{ }^\circ\text{C}$ ) ( $V_{DD1} = 5\text{ V}$ , $V_{DD2} = 3.3\text{ V}$ , $T_{amb} = 25\text{ }^\circ\text{C}$ , unless otherwise specified) |   |                 |       |            |       |                              |
|--|---|-----------------|-------|------------|-------|------------------------------|
| PARAMETER  | TEST CONDITION  | SYMBOL          | MIN.  | TYP.       | MAX.  | UNIT                         |
| <b>POWER SUPPLY</b>  |   |                 |       |            |       |                              |
| Side 1 supply voltage  |   | $V_{DD1}$       | 3.0   | 5.0        | 5.5   | V                            |
| Side 2 supply voltage  |   | $V_{DD2}$       | 3.0   | 3.3        | 5.5   | V                            |
| Side 1 supply current  |   | $I_{DD1}$       | -     | 11.4       | 15.1  | mA                           |
| Side 2 supply current  |   | $I_{DD2}$       | -     | 6.3        | 8.4   | mA                           |
| $V_{DD1}$ undervoltage detection threshold voltage   | $V_{DD1}$ falling   | $V_{DD1\_UV}$   | 1.8   | 2.3        | 2.7   | V                            |
| <b>ANALOG INPUT</b>  |   |                 |       |            |       |                              |
| Common-mode overvoltage detection level  | Detection level has a typical hysteresis of 96 mV   | $V_{CMov}$      | 0.9   | -          | -     | V                            |
| Input offset voltage   | $I_{NP} = I_{NN} = GND_1$   | $V_{OS}$        | -0.1  | $\pm 0.01$ | +0.1  | mV                           |
| Input offset drift   |   | $TCV_{OS}$      | -0.8  | $\pm 0.15$ | +1    | $\mu\text{V}/^\circ\text{C}$ |
| Common-mode rejection ratio  | $I_{NP} = I_{NN}$ , $f_{IN} = 0\text{ Hz}$ , $V_{CM\ min.} \leq V_{IN} \leq V_{CM\ max.}$             | $CMRR_{DC}$     | -     | -120       | -     | dB                           |
|  | $I_{NP} = I_{NN}$ , $f_{IN} = 10\text{ Hz}$ , $V_{CM\ min.} \leq V_{IN} \leq V_{CM\ max.}$            | $CMRR_{AC}$     | -     | -112       | -     | dB                           |
| Single-ended input resistance  | $I_{NN} = GND_1$  | $R_{IN}$        | -     | 4.75       | -     | k $\Omega$                   |
| Differential input resistance  |   | $R_{IND}$       | -     | 4.9        | -     | k $\Omega$                   |
| Input capacitance  |   | $C_I$           | -     | 2          | -     | pF                           |
| Input bias current   | $I_{NP} = I_{NN} = GND_1$ , $I_{IB} = (I_{IBP} + I_{IBN})/2$  | $I_{IB}$        | -29   | -22        | -14   | $\mu\text{A}$                |
| Input bias current drift   |   | $TCI_{IB}$      | -     | $\pm 1.5$  | -     | nA/ $^\circ\text{C}$         |
| <b>ANALOG OUTPUT</b>   |   |                 |       |            |       |                              |
| Nominal gain   |   |                 | -     | 41         | -     | V/V                          |
| Gain error   |   | $E_G$           | -0.3  | $\pm 0.05$ | +0.3  | %                            |
| Gain error thermal drift   |   | $TCE_G$         | -50   | $\pm 15$   | +50   | ppm/ $^\circ\text{C}$        |
| Non-linearity  |   |                 | -0.03 | $\pm 0.01$ | +0.03 | %                            |
| Non-linearity drift  |   |                 | -     | $\pm 1$    | -     | ppm/ $^\circ\text{C}$        |
| Total harmonic distortion  | $V_{IN} = 100\text{ mV}_{pp}$ , $f_{IN} = 10\text{ kHz}$ , $BW = 100\text{ kHz}$                      | THD             |       | -85        | -     | dB                           |
| Output noise   | $I_{NP} = I_{NN} = GND_1$ , $BW = 100\text{ kHz}$   |                 | -     | 260        | -     | $\mu\text{V}_{RMS}$          |
| Signal to noise ratio  | $V_{IN} = 100\text{ mV}_{pp}$ , $f_{IN} = 1\text{ kHz}$ , $BW = 10\text{ kHz}$                        | SNR             | 80    | 84         | -     | dB                           |
|  | $V_{IN} = 100\text{ mV}_{pp}$ , $f_{IN} = 10\text{ kHz}$ , $BW = 100\text{ kHz}$                      |                 | -     | 72         | -     | dB                           |
| Common-mode output voltage   |   | $V_{CMout}$     | 1.39  | 1.44       | 1.49  | V                            |
| Fail-safe differential output voltage  | $V_{CM} > V_{CMov}$ , or $V_{DD1}$ missing  | $V_{Fail-Safe}$ | -     | -2.6       | -2.5  | V                            |
| Output bandwidth   |   | BW              | 250   | 310        | -     | kHz                          |
| Power supply rejection ratio <sup>(1)</sup>  | PSRR vs. $V_{DD1}$ , at DC  | $PSRR_{DC}$     | -     | -118       | -     | dB                           |
|  | PSRR vs. $V_{DD1}$ , 100 mV and 10 kHz ripple   | $PSRR_{AC}$     | -     | -116       | -     | dB                           |
|  | PSRR vs. $V_{DD2}$ , at DC  | $PSRR_{DC}$     | -     | -108       | -     | dB                           |
|  | PSRR vs. $V_{DD2}$ , 100 mV and 10 kHz ripple   | $PSRR_{AC}$     | -     | -97        | -     | dB                           |
| Output resistance  |   | $R_{OUT}$       | -     | < 0.2      | -     | $\Omega$                     |
| Output short-circuit current   |   | $I_{OUT.OC}$    | -     | $\pm 13$   | -     | mA                           |
| Common-mode transient immunity   |   | CMTI            | 100   | 150        | -     | kV/ $\mu\text{s}$            |
| <b>TIMING</b>  |   |                 |       |            |       |                              |
| Rising time of $OUT_P$ , $OUT_N$   |   | $t_r$           | -     | 1.3        | -     | $\mu\text{s}$                |
| Falling time of $OUT_P$ , $OUT_N$  |   | $t_f$           | -     | 1.3        | -     | $\mu\text{s}$                |
| $I_{NP}$ , $I_{NN}$ to $OUT_P$ , $OUT_N$ signal delay (50 % to 50 %)   |   | $t_{PD}$        | -     | 1.6        | 2.1   | $\mu\text{s}$                |
| Analog setting time  | $V_{DD1}$ step to 3.0 V with $V_{DD2} \geq 3.0\text{ V}$ , to $OUT_P$ , $OUT_N$ valid, 0.1 % settling | $t_{AS}$        | -     | 0.5        | -     | ms                           |

**Note**

<sup>(1)</sup> Input referred



| THERMAL INFORMATION                          |                      |       |               |
|--|----------------------|-------|---------------|
| PARAMETER                                    | SYMBOL               | VALUE | UNIT          |
| Junction to ambient thermal resistance       | $R_{\theta JA}$      | 86    | $^{\circ}C/W$ |
| Junction to case (top) thermal resistance    | $R_{\theta JC(top)}$ | 28    | $^{\circ}C/W$ |
| Junction to board thermal resistance         | $R_{\theta JB}$      | 42    | $^{\circ}C/W$ |
| Junction to top characterization parameter   | $\Psi_{JT}$          | 4     | $^{\circ}C/W$ |
| Junction to board characterization parameter | $\Psi_{JB}$          | 42    | $^{\circ}C/W$ |

**TYPICAL CHARACTERISTICS**

( $V_{DD1} = 5\text{ V}$ ,  $V_{DD2} = 3.3\text{ V}$ ,  $V_{IN} = -50\text{ mV to }+50\text{ mV}$ )




Fig. 3 - Common-Mode Overvoltage Detection Level vs. Ambient Temperature




Fig. 5 - Common-Mode Rejection Ratio vs. Ambient Temperature




Fig. 4 - Input Offset Voltage vs. Ambient Temperature




Fig. 6 - Input Bias Current vs. Ambient Temperature




Fig. 7 - Gain Error vs. Ambient Temperature




Fig. 10 - Total Harmonic Distortion vs. Ambient Temperature




Fig. 8 - Non-Linearity vs. Ambient Temperature




Fig. 11 - Non-Linearity vs. Input Voltage




Fig. 9 - Total Harmonic Distortion vs. Supply Voltage




Fig. 12 - Signal to Noise Ratio vs. Supply Voltage




Fig. 13 - Signal to Noise Ratio vs. Ambient Temperature




Fig. 16 - Fail-Safe Output Voltage vs. Ambient Temperature




Fig. 14 - Output Common-Mode Voltage vs. Supply Voltage




Fig. 17 - Signal Delay vs. Ambient Temperature




Fig. 15 - Output Common-Mode Voltage vs. Ambient Temperature




Fig. 18 - Supply Current vs. Supply Voltage




Fig. 19 - Power Supply Rejection Ratio vs. Ripple Frequency




Fig. 21 - Output Voltage vs. Input Voltage




Fig. 20 - Supply Current vs. Ambient Temperature

**PARAMETER MEASUREMENT INFORMATION**




Fig. 22 - Common-Mode Transient Immunity Test Circuit

| SAFETY AND INSULATION RATINGS                |   |             |               |            |
|--|---|-------------|---------------|------------|
| PARAMETER                                    | TEST CONDITION  | SYMBOL      | VALUE         | UNIT       |
| Climatic classification                      | According to IEC 68 part 1  |             | 40 / 125 / 21 |            |
| Comparative tracking index                   | DIN EN 60112 (VDE 0303-11); IEC 60112   | CTI         | > 600         |            |
| Maximum rated withstanding isolation voltage | $V_{TEST} = V_{ISO}$ , $t = 1$ min (qualification);<br>$V_{TEST} = 1.2 \times V_{ISO}$ ,<br>$t = 1$ s (100 % production test) | $V_{ISO}$   | 5000          | $V_{RMS}$  |
| Maximum transient isolation voltage          | $t = 1$ min   | $V_{IOTM}$  | 8000          | $V_{peak}$ |
| Maximum repetitive isolation voltage         |   | $V_{IORM}$  | 2121          | $V_{peak}$ |
| Maximum surge isolation voltage              | Test method per IEC 60065,<br>1.2/50 $\mu$ s waveform,<br>$V_{TEST} = V_{IOSM} \times 1.6$                                    | $V_{IOSM}$  | 6250          | $V_{peak}$ |
| Maximum working isolation voltage            | AC voltage  | $V_{IOWM}$  | 1500          | $V_{RMS}$  |
|  | DC voltage  |             | 2121          | $V_{DC}$   |
| Isolation resistance                         | $T_{amb} = 25$ °C, $V_{IO} = 500$ V   | $R_{IO}$    | $> 10^{12}$   | $\Omega$   |
|  | $T_{amb} = 125$ °C, $V_{IO} = 500$ V  | $R_{IO}$    | $> 10^{10}$   | $\Omega$   |
|  | $T_{amb} = 150$ °C, $V_{IO} = 500$ V  | $R_{IO}$    | $> 10^9$      | $\Omega$   |
| Total power dissipation at 25 °C             | $\theta_{JA} = 86$ °C/W, $V_I = 5.5$ V, $T_j = 150$ °C,<br>$T_{amb} = 25$ °C  | $P_S$       | 1430          | mW         |
| Safety input, output, or supply current      | $\theta_{JA} = 86$ °C/W, $V_I = 5.5$ V, $T_j = 150$ °C,<br>$T_{amb} = 25$ °C  | $I_S$       | 260           | mA         |
| Maximum safety temperature                   |   | $T_S$       | 150           | °C         |
| Creepage distance                            | SOP-8 (300 mils)  |             | $\geq 8$      | mm         |
| Clearance distance                           |   |             | $\geq 8$      | mm         |
| Insulation thickness                         | Distance through insulation   | DTI         | 32            | $\mu$ m    |
| Material group                               | IEC 60664-1   |             | I             |            |
| For rated mains voltage $\leq 150 V_{RMS}$   |   |             | I to IV       |            |
| For rated mains voltage $\leq 300 V_{RMS}$   |   |             | I to IV       |            |
| For rated mains voltage $\leq 400 V_{RMS}$   |   |             | I to IV       |            |
| Pollution degree per DIN VDE 0110, table 1   |   |             | 2             |            |
| Input to output test voltage, method B1      | $V_{IORM} \times 1.875 = V_{pd(m)}$ ,<br>100 % production test;<br>$t_{ini} = t_m = 1$ s, partial discharge $< 5$ pC          | $V_{pd(m)}$ | 3977          | $V_{peak}$ |
| After environmental tests subgroup 1         | $V_{IORM} \times 1.6 = V_{pd(m)}$ , $t_{ini} = 1$ s,<br>$t_m = 10$ s, partial discharge $< 5$ pC                              | $V_{pd(m)}$ | 3394          | $V_{peak}$ |
| Isolation capacitance                        | $f = 1$ MHz   | $C_{IO}$    | 0.8           | pF         |




Fig. 23 - VIA0050DD Thermal Derating Curve, Dependence of Safety Limiting Values With Case Temperature per DIN VDE 0884-11

## FUNCTION DESCRIPTION

### Overview

The VIA0050DD is a high performance isolated amplifier that accept fully-differential input. The fully-differential input is ideally suited to shunt current monitoring in high voltage applications where isolation is required. The analog input is continuously sampled by a second-order  $\Sigma$ - $\Delta$  modulator in the device, which is driven by a pre-stage fully-differential amplifier in the device. With the internal voltage reference and clock generator, the modulator convert the analog input signal to a digital bitstream. The output of the modulator is transferred by the drivers (called TX in the functional block diagram) across the isolation barrier that separates the isolated side 1 and side 2 voltage. The received bitstream and clock are synchronized and processed, as shown in the functional block diagram, by a fourth-order analog filter on the side 2 and has a differential output.




Fig. 24 - Function Block Diagram

### Analog Input

Below mentioned are the restrictions on the analog input signal ( $V_{IN}$ ).

1. If the input voltage exceeds the range  $GND_1 - 6\text{ V}$  to  $V_{DD1} + 0.5\text{ V}$ , the input current must be limited to 10 mA because the device input electrostatic discharge (ESD) diodes turn on
2. The linearity and noise performance of the device are ensured only when the analog input voltage remains within the specified linear full-scale range (FSR) and within the specified common-mode input voltage range

### Analog Output

For linear input range, the analog output of VIA0050DD has a fixed gain of 41. If a full-scale input signal is applied to the VIA0050DD ( $V_I \geq V_{anosing}$ ), the analog output will be clipped (typically, 2.45 V for positive clipping and -2.45 V for negative clipping).

In addition, VIA0050DD integrates some diagnostic measures and offers a fail-safe output to simplify system-level design. The fail safe output is a negative differential output voltage that is activated in the conditions mentioned below. Please note that the fail safe output does not occur during normal operation.

1. When the undervoltage of  $V_{DD1}$  is detected ( $V_{DD1} < V_{DD1uv}$ )
2. When the overvoltage of common-mode input voltage is detected ( $V_{aw} > V_{cewo}$ )

## APPLICATION NOTE

### Typical Application Circuit

VIA0050DD is ideally suited to shunt resistor-based current sensing in high voltage applications such as frequency inverters. The typical application circuit is shown in Fig. 25.

The voltage across the shunt resistor  $R_{sense}$  is applied to the differential input of VIA0050DD through a RC filter. The differential output of the isolated amplifier is converted to a single-ended analog output with an operational-amplifier-based circuit. Suggest to add  $> 1\text{ k}\Omega$  resistor on the  $OUT_P$  and  $OUT_N$  pin to prevent output over-current. An analog to digital converter usually receives the analog output and converts to digital signal for controller processing.




Fig. 25 - Typical Application Circuit in Phase Current Sensing

### Shunt Resistor Selection

Choosing a particular shunt resistor is usually a compromise between minimizing power dissipation and maximizing accuracy. Smaller sense resistor decreases power dissipation, while larger sense resistor can improve measure accuracy by utilizing the full input range of isolated amplifier.

There are two other factors should be considered when selecting the shunt resistor:


- The voltage-drop caused by the rated current range must not exceed the recommended linear input voltage range:  $V_{SHUNT} \leq FSR$
- The voltage-drop caused by the maximum allowed overcurrent must not exceed the input voltage that causes a clipping output:  $V_{SHUNT} \leq V_{clipping}$

### PCB Layout

There are some key guidelines or considerations for optimizing performance in PCB layout:

- VIA0050DD requires a  $0.1\text{ }\mu\text{F}$  bypass capacitor between  $V_{DD1}$  and  $GND_1$ ,  $V_{DD2}$  and  $GND_2$ . The capacitor should be placed as close as possible to the  $V_{DD}$  pin. If better filtering is required, an additional  $1\text{ }\mu\text{F}$  to  $10\text{ }\mu\text{F}$  capacitor may be used.
- Kelvin rules is recommended for the connection between shunt resistor to VIA0050DD. Because of the Kelvin connection, any voltage drops across the trace and leads should have no impact on the measured voltage.
- Place the shunt resistor close to the  $IN_P$  and  $IN_N$  inputs and keep the layout of both connections symmetrical and run very close to each other to the input of the VIA0050DD. This minimizes the loop area of the connection and reduces the possibility of stray magnetic fields from interfering with the measured signal.

**PACKAGE DIMENSIONS** (in millimeters)



Drawing-No.: 6.544-5451.1-4  
 Issue: 1VK; 12.02.2024

Fig. 26 - SOP-8 (300 mil) Package Shape and Dimensions



## Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.