VISHAY GENERAL SEMICONDUCTOR RECOMMENDED MINIMUM MOUNTING PAD LAYOUT SIZES FOR THE SURFACE MOUNT RECTIFIER

**DFS BRIDGE**
- **0.047 (1.20)** MIN.
- **0.404 (10.26)** MAX.
- **0.060 (1.52)** MIN.
- **0.205 (5.2)**
- **0.195 (5.0)**

**MBS BRIDGE**
- **0.023 (0.58)** MIN.
- **0.030 (0.76)** MAX.
- **0.095 (2.41)**
- **0.105 (2.67)**

**MBLS BRIDGE**
- **0.028 (0.7)** MIN.
- **0.016 (0.45)** MIN.
- **0.165 (4.2)**
- **0.150 (3.8)**

**DO-214AC (SMA)/DO-214BA (GF1)**
- **0.074 (1.88)** MAX.
- **0.066 (1.68)** MIN.
- **0.060 (1.52)** MIN.
- **0.208 (5.28)** REF.

**DO-214AA (SMB)**
- **0.085 (2.159)** MAX.
- **0.060 (1.52)** MIN.
- **0.220 (5.59)** REF.

**MicroSMP**
- **0.079 (2.00)**
- **0.043 (1.10)**
- **0.020 (0.50)**

**TO-263**
- **0.670 (17.02)**
- **0.391 (15.00)**
- **0.33 (8.38)** MIN.
- **0.08 (2.032)** MIN.
- **0.095 (2.41)**

**TO-277A (SMPC)**
- **0.189 (4.80)** MIN.
- **0.268 (6.80)**
- **0.186 (4.72)** MIN.
- **0.041 (1.04)**
- **0.055 (1.40)** MIN.

**DO-213AA (GL34)/DO-213AB (GL41)**
- **0.105 (2.67)**
- **0.100 (2.54)**
- **0.050 (1.27)**

**DO-220AA (SMP)**
- **0.025 (0.635)**
- **0.030 (0.762)**

All dimensions in inches (millimeters)
VISHAY GENERAL SEMICONDUCTOR RECOMMENDED SOLDERING PROCESS

Through hole device (THD) and surface mount device (SMD) imply different soldering technologies leading to different constraints.

In THD, the package body is exposed to relatively low temperatures (< 150 °C) because the lead extremeties are only dipped in the soldering alloy, whereas in SMD the whole package body is exposed to a very high temperature (> 240 °C) during reflow soldering process.

In addition, molding compounds used for encapsulation absorb moisture from the ambient medium. During rapid heating in solder reflow process; this absorbed moisture can vaporize, generating pressure at lead frame pad/silicon to plastic interfaces in the package, with a risk of package cracking and potential degradation of device reliability.

Wave soldering with SMD packages is not recommended because the thermal shock associated with package body solder dipping may induce internal structural damage to the package (interface delamination) that may affect long term reliability.

SMD package characterizations performed as a standard by Vishay only induce Solder Reflow Resistance assessment. JEDEC JESD A111 recommends that wave soldering of SMD packages should be evaluated by the USER, because the stress induced inside the package is very dependant of solder process parameters.

Due to the higher melting point of lead (Pb)-free alloys, the temperature of the solder pot will also increase to improve solderability and shorten contact times. For AgSnCu with melting point of 217 °C, the solder pot temperature will be between 250 °C to 270 °C or as high as 260 °C to 280 °C for SnCu.
RECOMMENDED WAVE SOLDERING PROFILE FOR THROUGH HOLE COMPONENTS

Full line: typical
Dotted line: process limits

REFLOW FOR SURFACE MOUNTED COMPONENTS

**TABLE 1 - CLASSIFICATION REFLOW PROFILE**

<table>
<thead>
<tr>
<th>PROFILE FEATURE</th>
<th>Sn-Pb EUTECTIC ASSEMBLY</th>
<th>LEAD (Pb)-FREE ASSEMBLY</th>
</tr>
</thead>
<tbody>
<tr>
<td>Preheat and soak</td>
<td>100 °C</td>
<td>150 °C</td>
</tr>
<tr>
<td>Temperature min. (T_{Smin}.)</td>
<td>100 °C</td>
<td>150 °C</td>
</tr>
<tr>
<td>Temperature max. (T_{Smax}.)</td>
<td>150 °C</td>
<td>200 °C</td>
</tr>
<tr>
<td>Time (T_{Smin.} to T_{Smax.}) (t_S)</td>
<td>60 s to 120 s</td>
<td>60 s to 120 s</td>
</tr>
<tr>
<td>Average ramp-up rate (T_{Smax.} to T_p)</td>
<td>3 °C/s maximum</td>
<td></td>
</tr>
<tr>
<td>Liquidous temperature (T_L)</td>
<td>183 °C</td>
<td>217 °C</td>
</tr>
<tr>
<td>Time to liquidous (t_L)</td>
<td>60 s to 150 s</td>
<td>60 s to 150 s</td>
</tr>
<tr>
<td>Peak package temperature (T_p) (1)</td>
<td>See classification temperature in table 2</td>
<td>See classification temperature in table 3</td>
</tr>
<tr>
<td>Time (t_p) (2) with 5 °C of the specified classification temperature (T_c)</td>
<td>20 s (2)</td>
<td>30 s (2)</td>
</tr>
<tr>
<td>Average ramp-down rate (T_p to T_{Smax.})</td>
<td>6 °C/s maximum</td>
<td></td>
</tr>
<tr>
<td>Time 25 °C to peak temperature</td>
<td>6 min maximum</td>
<td>8 min maximum</td>
</tr>
</tbody>
</table>

**Notes**

1. Tolerance for peak profile temperature (T_p) is defined as a supplier minimum and user maximum
2. Tolerance for time at peak profile temperature (T_p) is defined as a supplier minimum and user maximum
TABLE 2 - Sn-Pb EUTECTIC PROCESS PACKAGE PEAK REFLOW TEMPERATURES

<table>
<thead>
<tr>
<th>PACKAGE THICKNESS</th>
<th>VOLUME mm³ &lt; 350</th>
<th>VOLUME mm³ ≥ 350</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt; 2.5 mm</td>
<td>235 °C</td>
<td>220 °C</td>
</tr>
<tr>
<td>≥ 2.5 mm</td>
<td>220 °C</td>
<td>220 °C</td>
</tr>
</tbody>
</table>

TABLE 3 - LEAD (Pb) - FREE PROCESS PACKAGE CLASSIFICATION REFLOW TEMPERATURES

<table>
<thead>
<tr>
<th>PACKAGE THICKNESS</th>
<th>VOLUME mm³ &lt; 350</th>
<th>VOLUME mm³ 350 TO 2000</th>
<th>VOLUME mm³ &gt; 2000</th>
</tr>
</thead>
<tbody>
<tr>
<td>&lt; 1.6 mm</td>
<td>260 °C</td>
<td>260 °C</td>
<td>260 °C</td>
</tr>
<tr>
<td>1.6 mm to 2.5 mm</td>
<td>260 °C</td>
<td>250 °C</td>
<td>245 °C</td>
</tr>
<tr>
<td>≥ 2.5 mm</td>
<td>250 °C</td>
<td>245 °C</td>
<td>245 °C</td>
</tr>
</tbody>
</table>

Tolerance: The device manufacturer/supplier shall assure process compatibility up to and including the stated classification temperature at the rated MSL level.

Notes
- Package volume excludes external terminals (balls, bumps, lands, leads) and/or non-integral heatsinks.
- The maximum component temperature reached during reflow depends on package thickness and volume. The use of convection reflow processes reduces the thermal gradients between packages. However, thermal gradients due to differences in thermal mass of SMD packages may still exist.
- Recommended soldering process is accordance with J-STD-020D.