



Power MOSFET

D²PAK (TO-263)


N-Channel MOSFET

PRODUCT SUMMARY	
V_{DS} (V)	200
$R_{DS(on)}$ (Ω)	$V_{GS} = 10$ V 0.40
Q_g max. (nC)	43
Q_{gs} (nC)	7.0
Q_{gd} (nC)	23
Configuration	Single

FEATURES

- Surface-mount
- Available in tape and reel
- Dynamic dv/dt rating
- Repetitive avalanche rated
- Fast switching
- Ease of paralleling
- Simple drive requirements
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912



RoHS*
Available
HALOGEN FREE
Available

Note

* This datasheet provides information about parts that are RoHS-compliant and / or parts that are non RoHS-compliant. For example, parts with lead (Pb) terminations are not RoHS-compliant. Please see the information / tables in this datasheet for details

DESCRIPTION

Third generation power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The D²PAK (TO-263) is a surface-mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface-mount package. The D²PAK (TO-263) is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0 W in a typical surface-mount application.

ORDERING INFORMATION			
Package	D ² PAK (TO-263)	D ² PAK (TO-263)	D ² PAK (TO-263)
Lead (Pb)-free and halogen-free	SiHF630S-GE3	SiHF630STRL-GE3 a	SiHF630STRR-GE3 a
Lead (Pb)-free	IRF630SPbF	IRF630STRLPbF a	IRF630STRRPbF a

Note

a. See device orientation

ABSOLUTE MAXIMUM RATINGS ($T_C = 25$ °C, unless otherwise noted)			
PARAMETER	SYMBOL	LIMIT	UNIT
Drain-source voltage	V_{DS}	200	V
Gate-source voltage	V_{GS}	± 20	
Continuous drain current	V_{GS} at 10 V	$T_C = 25$ °C	9.0
		$T_C = 100$ °C	
Pulsed drain current a	I_{DM}	36	A
Linear derating factor		0.59	W/°C
Linear derating factor (PCB mount) e		0.025	
Single pulse avalanche energy b	E_{AS}	250	mJ
Repetitive avalanche current a	I_{AR}	9.0	A
Repetitive avalanche energy a	E_{AR}	7.4	mJ
Maximum power dissipation	P_D	$T_C = 25$ °C	74
Maximum power dissipation (PCB mount) e		$T_A = 25$ °C	3.0
Peak diode recovery dv/dt c	dv/dt	5.0	V/ns
Operating junction and storage temperature range	T_J, T_{stg}	-55 to +150	°C
Soldering recommendations (peak temperature) d	for 10 s	300	

Notes

- Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)
- $V_{DD} = 50$ V, starting $T_J = 25$ °C, $L = 4.6$ mH, $R_g = 25$ Ω , $I_{AS} = 9.0$ A (see fig. 12)
- $I_{SD} \leq 9.0$ A, $di/dt \leq 120$ A/ μ s, $V_{DD} \leq V_{DS}$, $T_J \leq 150$ °C
- 1.6 mm from case
- When mounted on 1" square PCB (FR-4 or G-10 material)



THERMAL RESISTANCE RATINGS						
PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	
Maximum junction-to-ambient (PCB mount) ^c	R _{thJA}	-	-	40	°C/W	
Maximum junction-to-ambient	R _{thJA}	-	-	62		
Maximum junction-to-case (drain)	R _{thJC}	-	-	1.7		


SPECIFICATIONS (T _J = 25 °C, unless otherwise noted)							
PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static							
Drain-source breakdown voltage	V _{DS}	V _{GS} = 0, I _D = 250 μA		200	-	-	V
V _{DS} temperature coefficient	ΔV _{DS} /T _J	Reference to 25 °C, I _D = 1 mA		-	0.24	-	V/°C
Gate-source threshold voltage	V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250 μA		2.0	-	4.0	V
Gate-source leakage	I _{GSS}	V _{GS} = ± 20 V		-	-	± 100	nA
Zero gate voltage drain current	I _{DSS}	V _{DS} = 200 V, V _{GS} = 0 V		-	-	25	μA
		V _{DS} = 160V, V _{GS} = 0 V, T _J = 125 °C		-	-	250	
Drain-source on-state resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 5.4 A ^b	-	-	0.40	Ω
Forward transconductance	g _{fs}	V _{DS} = 50 V, I _D = 5.4 A ^b		3.8	-	-	S
Dynamic							
Input capacitance	C _{iss}	V _{GS} = 0 V, V _{DS} = 25 V, f = 1.0 MHz, see fig. 5		-	800	-	pF
Output capacitance	C _{oss}			-	240	-	
Reverse transfer capacitance	C _{rss}			-	76	-	
Total gate charge	Q _g	V _{GS} = 10 V	I _D = 5.9 A, V _{DS} = 160 V see fig. 6 and 13 ^b	-	-	43	nC
Gate-source charge	Q _{gs}			-	-	7.0	
Gate-drain charge	Q _{gd}			-	-	23	
Turn-on delay time	t _{d(on)}	V _{DD} = 100 V, I _D = 5.9 A R _g = 12 Ω, R _D = 16 Ω see fig. 10 ^b		-	9.4	-	ns
Rise time	t _r			-	28	-	
Turn-off delay time	t _{d(off)}			-	39	-	
Fall time	t _f			-	20	-	
Gate input resistance	R _g	f = 1 MHz, open drain		0.6	-	3.3	Ω
Internal drain inductance	L _D	Between lead, 6 mm (0.25") from package and center of die contact		-	4.5	-	nH
Internal source inductance	L _S			-	7.5	-	
Drain-Source Body Diode Characteristics							
Continuous source-drain diode current	I _S	MOSFET symbol showing the integral reverse p - n junction diode		-	-	9.0	A
Pulsed diode forward current ^a	I _{SM}			-	-	36	
Body diode voltage	V _{SD}	T _J = 25 °C, I _S = 9.0 A, V _{GS} = 0 V ^b		-	-	2.0	V
Body diode reverse recovery time	t _{rr}	T _J = 25 °C, I _F = 5.9 A, di/dt = 100 A/μs ^b		-	170	340	ns
Body diode reverse recovery charge	Q _{rr}			-	1.1	2.2	
Forward turn-on time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L _S and L _D)					

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)
- b. Pulse width ≤ 300 μs; duty cycle ≤ 2 %
- c. When mounted on 1" square PCB (FR-4 or G-10 material)




TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




91032_01

Fig. 1 - Typical Output Characteristics, T_C = 25 °C




91032_04

Fig. 4 - Normalized On-Resistance vs. Temperature




91032_02

Fig. 2 - Typical Output Characteristics, T_C = 150 °C




91032_05

Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




91032_03

Fig. 3 - Typical Transfer Characteristics




91032_06

Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




91032_07

Fig. 7 - Typical Source-Drain Diode Forward Voltage



91032_09

Fig. 9 - Maximum Drain Current vs. Case Temperature



91032_08

Fig. 8 - Maximum Safe Operating Area




Fig. 10a - Switching Time Test Circuit












Fig. 10b - Switching Time Waveforms



91032_11

Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case


Fig. 12a - Unclamped Inductive Test Circuit

Fig. 12b - Unclamped Inductive Waveforms

Fig. 12c - Maximum Avalanche Energy vs. Drain Current

Fig. 13a - Basic Gate Charge Waveform

Fig. 13b - Gate Charge Test Circuit



Note

a. $V_{GS} = 5\text{ V}$ for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91032.

TO-263AB (HIGH VOLTAGE)



DIM.	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	4.06	4.83	0.160	0.190
A1	0.00	0.25	0.000	0.010
b	0.51	0.99	0.020	0.039
b1	0.51	0.89	0.020	0.035
b2	1.14	1.78	0.045	0.070
b3	1.14	1.73	0.045	0.068
c	0.38	0.74	0.015	0.029
c1	0.38	0.58	0.015	0.023
c2	1.14	1.65	0.045	0.065
D	8.38	9.65	0.330	0.380

DIM.	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
D1	6.86	-	0.270	-
E	9.65	10.67	0.380	0.420
E1	6.22	-	0.245	-
e	2.54 BSC		0.100 BSC	
H	14.61	15.88	0.575	0.625
L	1.78	2.79	0.070	0.110
L1	-	1.65	-	0.066
L2	-	1.78	-	0.070
L3	0.25 BSC		0.010 BSC	
L4	4.78	5.28	0.188	0.208

ECN: S-82110-Rev. A, 15-Sep-08
DWG: 5970

Notes

1. Dimensioning and tolerancing per ASME Y14.5M-1994.
2. Dimensions are shown in millimeters (inches).
3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.
4. Thermal PAD contour optional within dimension E, L1, D1 and E1.
5. Dimension b1 and c1 apply to base metal only.
6. Datum A and B to be determined at datum plane H.
7. Outline conforms to JEDEC outline to TO-263AB.

RECOMMENDED MINIMUM PADS FOR D²PAK: 3-Lead



Recommended Minimum Pads
Dimensions in Inches/(mm)

[Return to Index](#)



Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.