Vishay Siliconix



D²PAK (TO-263)

PRODUCT SUMMARY

V_{DS} (V)

R_{DS(on)} (Ω) Q_q max. (nC)

Q_{as} (nC)

Q_{gd} (nC)

Configuration

Power MOSFET

S

N-Channel MOSFET

1.2

600

42

10

20

Single

 $V_{GS} = 10 V$

FEATURES

- Low gate charge Q_g results in simple drive requirement
- Improved gate, avalanche and dynamic dV/dt ruggedness
- RoHS*

HALOGEN

FREE

- Fully characterized capacitance and avalanche voltage and current
- Effective Coss specified
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

Note

* This datasheet provides information about parts that are RoHS-compliant and / or parts that are non RoHS-compliant. For example, parts with lead (Pb) terminations are not RoHS-compliant. Please see the information / tables in this datasheet for details

APPLICATIONS

- Switch mode power supply (SMPS)
- Uninterruptible power supply
- High speed power switching

TYPICAL SMPS TOPOLOGIES

• Single transistor forward

ORDERING INFORMATION							
Package	D ² PAK (TO-263)	D ² PAK (TO-263)	D ² PAK (TO-263)				
Lead (Pb)-free and halogen-free	SiHFBC40AS-GE3	SiHFBC40ASTRL-GE3 ^a	SiHFBC40ASTRR-GE3 ^a				
Lead (Pb)-free	IRFBC40ASPbF	IRFBC40ASTRLPbF ^a	IRFBC40ASTRRPbF ^a				

Note

a. See device orientation.

PARAMETER	SYMBOL	LIMIT	UNIT	
Drain-source voltage	V _{DS}	600		
Gate-source voltage	V _{GS}	± 30		
Continuous drain current ^e	$V_{GS} \text{ at } 10 \text{ V} \qquad \frac{T_{C} = 25 \text{ °C}}{T_{C} = 100 \text{ °C}}$		6.2	
Continuous drain current °	$T_{\rm C} = 100 ^{\circ}{\rm C}$	I _D	3.9	А
Pulsed drain current ^{a, e}	I _{DM}	25		
Linear derating factor		1.0	W/°C	
Single pulse avalanche energy ^b	E _{AS}	570	mJ	
Repetitive avalanche current ^a	I _{AR}	6.2	A	
Repetitive avalanche energy ^a		E _{AR}	13	mJ
Maximum power dissipation	T _C = 25 °C	PD	125	W
Peak diode recovery dV/dt ^{c, e}	dV/dt	6.0	V/ns	
Operating junction and storage temperature range	T _J , T _{stg}	-55 to +150		
Soldering recommendations (peak temperature) d		300	°C	

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)

b. Starting T_J = 25 °C, L = 29.6 mH, R_g = 25 Ω , I_{AS} = 6.2 A (see fig. 12)

c. $I_{SD} \le 6.2$ A, dI/dt ≤ 88 A/µs, $V_{DD} \le V_{DS}$, $T_J \le 150$ °C

d. 1.6 mm from case

e. Uses IRFBC40A, SiHFBC40A data and test conditions

S21-0943-Rev. E, 20-Sep-2021



Vishay Siliconix

THERMAL RESISTANCE RAT	INGS							
PARAMETER	SYMBOL	TYP. MAX.			UNIT			
Maximum junction-to-ambient	R _{thJA}	- 40						
Maximum junction-to-case (drain)	R _{thJC}	- 1.0			°C/W			
SPECIFICATIONS (T _J = 25 °C, 1	inless otherw	rise noted)						
PARAMETER	SYMBOL			ONS	MIN.	TYP.	MAX.	UNIT
Static								<u> </u>
Drain-source breakdown voltage	V _{DS}	V _{GS} :	= 0 V, I _D = 25	50 µA	600	-	-	V
V _{DS} temperature coefficient	$\Delta V_{DS}/T_J$	Reference to 25 °C, $I_D = 1 \text{ mA}^d$			-	0.66	-	V/°C
Gate-source threshold voltage	V _{GS(th)}		= V _{GS} , I _D = 2		2.0	-	4.0	v
Gate-source leakage	I _{GSS}		$V_{GS} = \pm 30 V$		-	-	± 100	nA
			$V_{DS} = 600 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$		-	-	25	
Zero gate voltage drain current	IDSS	V _{DS} = 480 V	/, V _{GS} = 0 V,	T _J = 125 °C	-	-	250	μA
Drain-source on-state resistance	R _{DS(on)}	V _{GS} = 10 V		3.7 A ^b	-	-	1.2	Ω
Forward transconductance	9 _{fs}	V _{DS}	= 50 V, I _D = 3	3.7 A	3.4	-	-	S
Dynamic								
Input capacitance	C _{iss}		$V_{GS} = 0 V$,		-	1036	-	
Output capacitance	C _{oss}		$V_{DS} = 25 V$,		-	136	-	
Reverse transfer capacitance	C _{rss}	f = 1	.0 MHz, see	fig. 5	-	7.0	-	
Output capacitance	C _{oss}		V _{DS} = 1.0	V, f = 1.0 MHz	-	1487	-	pF
Output capacitance		$V_{GS} = 0 V$	V _{DS} = 480	V, f = 1.0 MHz	-	36	-	
Output capacitance effective	C _{oss} eff.		$V_{DS} = 0$	V to 480 V ^c	-	48	-	
Total gate charge	Qg			= 6.2 A, V _{DS} = 480 V, see fig. 6 and 13 ^b	-	-	42	
Gate-source charge	Q _{gs}	V _{GS} = 10 V			-	-	10	nC
Gate-drain charge	Q _{gd}		5			-	20	1
Turn-on delay time	t _{d(on)}				-	13	-	
Rise time	t _r		: 300 V, I _D =		-	23	-	
Turn-off delay time	t _{d(off)}	$R_{g} = 9.1 \Omega, R_{D} = 47 \Omega,$ see fig. 10 ^b		-	31	-	ns	
Fall time	t _f			-	18	-		
Gate input resistance	R _g	f = 1 MHz, open drain		0.6	-	3.9	Ω	
Drain-Source Body Diode Characteristi	cs							
Continuous source-drain diode current	۱ _S	MOSFET symbol showing the		-	-	6.2	А	
Pulsed diode forward current ^a	I _{SM}	p - n junctio	integral reverse p - n junction diode		-	-	25	
Body diode voltage	V _{SD}	T _J = 25 °C	, I _S = 6.2 A, ^v	$V_{GS} = 0 V^{b}$	-	-	1.5	V
Body diode reverse recovery time	t _{rr}	T 25 °C		lt - 100 A/uc b	-	431	647	ns
Body diode reverse recovery charge	Q _{rr}	$T_J = 25 \ ^{\circ}C, I_F = 6.2 \ A, dI/dt = 100 \ A/\mu s^{b}$			-	1.8	2.8	μC
Forward turn-on time	t _{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L _S ar					y L _S and	L _D)

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)

b. Pulse width \leq 300 µs; duty cycle \leq 2 %

c. C_{OSS} eff. is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DS}

d. Uses IRHFBC40A, SiHFBC40A data and test conditions

2



Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage

For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit





Fig. 10b - Switching Time Waveforms





Vishay Siliconix




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case



Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 12d - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit

6



Vishay Siliconix

Peak Diode Recovery dV/dt Test Circuit



a. V_{GS} = 5 V for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91113.

For technical questions, contact: <u>hvm@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>

H

A1

B

Gauge plane

L3

Detail "A" Rotated 90° CW scale 8:1

0° to 8° **Vishay Siliconix**

Seating plane

TO-263AB (HIGH VOLTAGE)

/3 ⁄4 A

н

∕₅∖

Detail A

(Datum A)

D

 $\underline{4}$ 11

	2	-	Y 2 x b2 2 x b ⊕ 0.010 @ A(■ ating 5 b1, b b1, b b1, b c) c) c) c) c) c) c) c) c) c)	$\begin{array}{c} c_{1} \\ c_{1} \\ c_{2} \\ c_{3} \\ c_{4} \\ c_{5} \\ c_{7} \\$	a - 1		Ū.	1 <u>4</u>		
	MILLIN	IETERS	INCHES				MILLIN	IMETERS		INCHES	
DIM.	MIN.	MAX.	MIN.	MAX.		DIM.	MIN.	MAX.	MIN.	MAX.	
А	4.06	4.83	0.160	0.190		D1	6.86	-	0.270	-	
				0.010		-		10.07	0.000	0.420	
A1	0.00	0.25	0.000	0.010		E	9.65	10.67	0.380	0.120	
A1 b	0.00 0.51	0.25 0.99	0.000	0.010		E1	9.65 6.22	- 10.67	0.380	-	
							6.22	- 10.67 - BSC	0.245	- BSC	
b	0.51	0.99	0.020	0.039		E1	6.22	-	0.245	-	
b b1	0.51 0.51	0.99 0.89	0.020 0.020	0.039 0.035		E1 e	6.22 2.54	- BSC	0.245	-) BSC	
b b1 b2	0.51 0.51 1.14	0.99 0.89 1.78	0.020 0.020 0.045	0.039 0.035 0.070		E1 e H	6.22 2.54 14.61	- BSC 15.88	0.245 0.100 0.575	-) BSC 0.625	
b b1 b2 b3	0.51 0.51 1.14 1.14	0.99 0.89 1.78 1.73	0.020 0.020 0.045 0.045	0.039 0.035 0.070 0.068		E1 e H L	6.22 2.54 14.61 1.78	- BSC 15.88 2.79	0.245 0.100 0.575 0.070	- 0 BSC 0.625 0.110	
b b1 b2 b3 c	0.51 0.51 1.14 1.14 0.38	0.99 0.89 1.78 1.73 0.74	0.020 0.020 0.045 0.045 0.015	0.039 0.035 0.070 0.068 0.029		E1 e H L L1	6.22 2.54 14.61 1.78 - -	- BSC 15.88 2.79 1.65	0.245 0.100 0.575 0.070 - -	- 0 BSC 0.625 0.110 0.066	
b b1 b2 b3 c c1	0.51 0.51 1.14 1.14 0.38 0.38	0.99 0.89 1.78 1.73 0.74 0.58	0.020 0.020 0.045 0.045 0.015 0.015	0.039 0.035 0.070 0.068 0.029 0.023		E1 e H L L1 L2	6.22 2.54 14.61 1.78 - -	- BSC 15.88 2.79 1.65 1.78	0.245 0.100 0.575 0.070 - -	- 0 BSC 0.625 0.110 0.066 0.070	

Α

Notes

1. Dimensioning and tolerancing per ASME Y14.5M-1994.

2. Dimensions are shown in millimeters (inches).

3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.

4. Thermal PAD contour optional within dimension E, L1, D1 and E1.

5. Dimension b1 and c1 apply to base metal only.

6. Datum A and B to be determined at datum plane H.

7. Outline conforms to JEDEC outline to TO-263AB.



www.vishay.com

1



RECOMMENDED MINIMUM PADS FOR D²PAK: 3-Lead



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

© 2025 VISHAY INTERTECHNOLOGY, INC. ALL RIGHTS RESERVED

Revision: 01-Jan-2025

1