IRLD024

Vishay Siliconix



HVMDIP

PRODUCT SUMMARY

V_{DS} (V)

R_{DS(on)} (Ω)

Q_{qs} (nC)

Q_{ad} (nC)

Qg (Max.) (nC)

Configuration

Power MOSFET

s

N-Channel MOSFET

0.10

60

18

4.5

12

Single

 $V_{GS} = 5.0 V$

FEATURES

- Dynamic dV/dt rating
- · For automatic insertion
- End stackable
- Logic-level gate drive
- R_{DS(on)} dpecified at V_{GS} = 4 V and 5 V
- 175 °C operating temperature
- Fast switching
- Material categorization: for definitions of compliance please see <u>www.vishay.com/doc?99912</u>

DESCRIPTION

Third generation power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The 4 pin DIP package is a low cost machine-insertiable case style which can be stacked in multiple combinations on standard 0.1" pin centers. The dual drain servers as a thermal link to the mounting surface for power dissipation levels up to 1 W.

ORDERING INFORMATION	
Package	HVMDIP
Lead (Pb)-free	IRLD024PbF

ABSOLUTE MAXIMUM RATINGS (T_A	= 25 °C, unl	ess otherwis	se noted)			
PARAMETER			SYMBOL	LIMIT	UNIT	
Drain-source voltage		V _{DS}	60	V		
Gate-source voltage			V _{GS}			± 10
Continuous drain current	V _{GS} at 5.0 V	T _A = 25 °C	- I _D	2.5		
Continuous drain current		T _A = 100 °C		1.8	А	
Pulsed drain current ^a	rrent ^a		I _{DM}	20	1	
Linear derating factor				0.0083	W/°C	
Single pulse avalanche energy ^b			E _{AS}	91	mJ	
Maximum power dissipation $T_A = 25 \text{ °C}$		PD	1.3	W		
Peak diode recovery dV/dt ^c		dV/dt	4.5	V/ns		
Operating junction and storage temperature range		T _J , T _{stg}	- 55 to + 175	°C		
Soldering recommendations (peak temperature)	For 10 s			300 ^d		

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)

b. V_{DD} = 25 V, starting T_J = 25 °C, L = 16 mH, R_g = 25 Ω , I_{AS} = 2.5 A (see fig. 12)

c. $I_{SD} \leq 17$ A, $dI/dt \leq 140$ A/µs, $V_{DD} \leq V_{DS}, \, T_J \leq 175 \ ^{\circ}C$

d. 1.6 mm from case

1





THERMAL RESISTANCE RATINGS				
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R _{thJA}	-	120	°C/W

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static				•			
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 V, I_D = 250 \mu A$		60	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	Reference to 25 °C, $I_D = 1 \text{ mA}$		-	0.060	-	V/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	V _{GS} , I _D = 250 μA	1.0	-	2.0	V
Gate-Source Leakage	I _{GSS}	, , , , , , , , , , , , , , , , , , ,	V _{GS} = ± 10 V	-	-	± 100	nA
	I _{DSS}	$V_{DS} = 60 \text{ V}, V_{GS} = 0 \text{ V}$		-	-	25	
Zero Gate Voltage Drain Current		V _{DS} = 48 V,	$V_{GS} = 0 \text{ V}, \text{ T}_{J} = 150 ^{\circ}\text{C}$	-	-	250	μA
	Р	$V_{GS} = 5.0 V$	I _D = 1.5A ^b	-	-	0.10	Ω
Drain-Source On-State Resistance	R _{DS(on)}	$V_{GS} = 4.0 V$	I _D = 1.3 A ^b	-	-	0.14	
Forward Transconductance	g _{fs}	V _{DS} =	25 V, I _D = 1.5 A ^b	3.7	-	-	S
Dynamic				•			
Input Capacitance	C _{iss}	V _{GS} = 0 V V _{DS} = 25 V f = 1.0 MHz, see fig. 5		-	870	-	pF
Output Capacitance	Coss			-	360	-	
Reverse Transfer Capacitance	C _{rss}			-	53	-	
Total Gate Charge	Qg			-	-	18	
Gate-Source Charge	Q_gs	$V_{GS} = 5.0 V$	I _D = 17 A, V _{DS} = 48 V see fig. 6 and 13 ^b	-	-	4.5	nC
Gate-Drain Charge	Q _{gd}	1		-	-	12	
Turn-On Delay Time	t _{d(on)}			-	11	-	
Rise Time	t _r	$\label{eq:V_DD} \begin{array}{l} V_{DD} = 30 \text{ V}, \text{ I}_D = 17 \text{ A} \\ \text{R}_g = 9.0 \ \Omega, \text{ R}_D = 1.7 \ \Omega, \text{ see fig. } 10^{\text{b}} \end{array}$		-	110	-	- ns
Turn-Off Delay Time	t _{d(off)}			-	23	-	
Fall Time	t _f	1			41	-	
Internal Drain Inductance	L _D	6 mm (0.25") f	Between lead, 6 mm (0.25") from		4.0	-	
Internal Source Inductance	Ls	die contact		-	6.0	-	nH
Drain-Source Body Diode Characteristic	s			•		•	
Continuous Source-Drain Diode Current	I _S	MOSFET symbol showing the		-	-	2.5	
Pulsed Diode Forward Current ^a	I _{SM}	integral revers p - n junction	₹ /	-	-	20	A
Body Diode Voltage	V _{SD}	T _J = 25 °C	, I _S = 2.5 A, V _{GS} = 0 V ^b	-	-	1.5	V
Body Diode Reverse Recovery Time	t _{rr}	- T _J = 25 °C, I _F = 17 A, dl/dt = 100 A/µs ^b		-	110	260	ns
Body Diode Reverse Recovery Charge	Q _{rr}			-	0.49	1.5	μC
Forward Turn-On Time	t _{on}	Intrinsic tu	rn-on time is negligible (turn	I-on is dor	ninated b	y L _S and	L _D)

Notes

a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)

b. Pulse width \leq 300 µs; duty cycle \leq 2 %

2



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics, T_A = 25 °C




Fig. 2 - Typical Output Characteristics, $T_A = 175 \ ^\circ C$




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature










Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area

S21-0886-Rev. D, 30-Aug-2021

4

For technical questions, contact: <u>hvmos.techsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



IRLD024

Vishay Siliconix




Fig. 9 - Maximum Drain Current vs. Ambient Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Ambient



IRLD024

Vishay Siliconix




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms






Fig. 12c - Maximum Avalanche Energy vs. Drain Current








Fig. 13b - Gate Charge Test Circuit


6

Document Number: 91308

For technical questions, contact: <u>hvmos.techsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



Peak Diode Recovery dV/dt Test Circuit



a. V_{GS} = 5 V for logic level devices

Fig. 14 - For N-Channel

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?91308.



HVM DIP (High voltage)





	INCHES		MILLIN	IETERS
DIM.	MIN.	MAX.	MIN.	MAX.
А	0.310	0.330	7.87	8.38
E	0.300	0.425	7.62	10.79
L	0.270	0.290	6.86	7.36
ECN: X10-0386-Rev. B, 0 DWG: 5974	06-Sep-10			

Note

1. Package length does not include mold flash, protrusions or gate burrs. Package width does not include interlead flash or protrusions.



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

© 2025 VISHAY INTERTECHNOLOGY, INC. ALL RIGHTS RESERVED

Revision: 01-Jan-2025

1